



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Peripherals Brow  Number of I/O 69  Program Memory Size 64KI  Program Memory Type FLAS  EEPROM Size 2K x  RAM Size 4K x  Voltage - Supply (Vcc/Vdd) 1.8V  Data Converters A/D  Oscillator Type Inter  Operating Temperature -40°	t Hz UART/USART, USI vn-out Detect/Reset, POR, PWM, WDT B (32K x 16)
Core Processor AVR Core Size 8-Bit Speed 20M Connectivity SPI, Peripherals Brow Number of I/O 69 Program Memory Size 64Kt Program Memory Type FLAS EEPROM Size 2K x RAM Size 4K x Voltage - Supply (Vcc/Vdd) 1.8V Data Converters A/D Oscillator Type Inter Operating Temperature -40°	t Hz UART/USART, USI vn-out Detect/Reset, POR, PWM, WDT B (32K x 16)
Core Size 8-Bit Speed 20M Connectivity SPI, Peripherals Brow Number of I/O 69 Program Memory Size 64KI Program Memory Type FLAS EEPROM Size 2K x RAM Size 4K x Voltage - Supply (Vcc/Vdd) 1.8V Data Converters A/D Oscillator Type Inter Operating Temperature -40°	t Hz UART/USART, USI vn-out Detect/Reset, POR, PWM, WDT B (32K x 16)
Speed 20M Connectivity SPI, Peripherals Brow Number of I/O 69 Program Memory Size 64Ki Program Memory Type FLAS EEPROM Size 2K x RAM Size 4K x Voltage - Supply (Vcc/Vdd) 1.8V Data Converters A/D Oscillator Type Inter Operating Temperature -40°	Hz  UART/USART, USI vn-out Detect/Reset, POR, PWM, WDT  B (32K x 16)
Connectivity SPI, Peripherals Brow Number of I/O 69 Program Memory Size 64KI Program Memory Type FLAS EEPROM Size 2K x RAM Size 4K x Voltage - Supply (Vcc/Vdd) 1.8V Data Converters A/D Oscillator Type Inter Operating Temperature -40°	UART/USART, USI vn-out Detect/Reset, POR, PWM, WDT B (32K x 16)
Peripherals Brow  Number of I/O 69  Program Memory Size 64KI  Program Memory Type FLAS  EEPROM Size 2K x  RAM Size 4K x  Voltage - Supply (Vcc/Vdd) 1.8V  Data Converters A/D  Oscillator Type Inter  Operating Temperature -40°	wn-out Detect/Reset, POR, PWM, WDT  B (32K x 16)
Number of I/O 69  Program Memory Size 64KI  Program Memory Type FLAS  EEPROM Size 2K x  RAM Size 4K x  Voltage - Supply (Vcc/Vdd) 1.8V  Data Converters A/D  Oscillator Type Inter  Operating Temperature -40°	B (32K x 16)
Program Memory Size 64KI Program Memory Type FLAS EEPROM Size 2K x RAM Size 4K x Voltage - Supply (Vcc/Vdd) 1.8V Data Converters A/D Oscillator Type Inter Operating Temperature -40°	
Program Memory Type FLAS  EEPROM Size 2K x  RAM Size 4K x  Voltage - Supply (Vcc/Vdd) 1.8V  Data Converters A/D  Oscillator Type Inter  Operating Temperature -40°	
EEPROM Size 2K x  RAM Size 4K x  Voltage - Supply (Vcc/Vdd) 1.8V  Data Converters A/D  Oscillator Type Inter  Operating Temperature -40°	SH
RAM Size 4K x  Voltage - Supply (Vcc/Vdd) 1.8V  Data Converters A/D  Oscillator Type Inter  Operating Temperature -40°	
Voltage - Supply (Vcc/Vdd)  Data Converters  A/D  Oscillator Type  Inter  Operating Temperature  -40°	8
Data Converters A/D Oscillator Type Inter Operating Temperature -40°	8
Oscillator Type Inter Operating Temperature -40°	√ ~ 5.5V
Operating Temperature -40°	8x10b
	rnal
Manualia a Tour	C ~ 85°C (TA)
Mounting Type Surfa	ace Mount
Package / Case 100-	TQFP
Supplier Device Package 100-	TQFP (14x14)
Purchase URL http:	

# 1. Pin configurations

## 1.1 Pinout - TQFP and QFN/MLF

Figure 1-1. 64A (TQFP)and 64M1 (QFN/MLF) pinout Atmel
ATmega165A/ATmega165PA/ATmega325A/ATmega325PA/ATmega645A/ATmega645P.



Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.




## 2. Overview

The Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, this microcontroller achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

# 2.1 Block diagram

Figure 2-1. Block diagram.



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



The Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P provides the following features: 16K/32K/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512/1K/2K bytes EEPROM, 1K/2K/4K byte SRAM, 54/69 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the XTAL/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

Atmel offers the QTouch® library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression® (AKS®) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel devise is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.



# 2.2 Comparison between Atmel

## ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

Table 2-1. Differences between: ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P.

Device	Flash	EEPROM	RAM	MHz
ATmega165A	16Kbyte	512Bytes	1Kbyte	16
ATmega165PA	16Kbyte	512Bytes	1Kbyte	16
ATmega325A	32Kbyte	1Kbyte	2Kbyte	20
ATmega325PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega3250A	32Kbytes	1Kbyte	2Kbyte	20
ATmega3250PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega645A	64Kbyte	2Kbyte	4Kbyte	16
ATmega645P	64Kbyte	2Kbyte	4Kbyte	16
ATmega6450A	64Kbyte	2Kbyte	4Kbyte	20
ATmega6450P	64Kbyte	2Kbyte	4Kbyte	20

# 2.3 Pin descriptions

### 2.3.1 VCC

Digital supply voltage.

### 2.3.2 GND

Ground.

### 2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tristated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

### 2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tristated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

### 2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins



## 3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on <a href="http://www.atmel.com/avr">http://www.atmel.com/avr</a>.

## 4. Data retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

# 5. About code examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

# 6. Capacitive touch sensing

The Atmel QTouch Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The QTouch Library includes support for the Atmel QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.



(0x83)	Reserved	-	_	_	_	_	_	_	-	
(0x82)	TCCR1C	FOC1A	FOC1B	_	_	_	_	_	_	125
(0x81)	TCCR1B	ICNC1	ICES1	_	WGM13	WGM12	CS12	CS11	CS10	124
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	_	_	WGM11	WGM10	122
(0x7F)	DIDR1	_	_	_	_	_	_	AIN1D	AIN0D	197
(0x7F)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	215
(0x7L)	Reserved	-	-	-	-	-	-	-	-	2.0
(0x7D) (0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	211
(0x7C) (0x7B)	ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	214
(0x7B) (0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	213
(0x7A) (0x79)	ADCH	7.02.1	7.500	7.57.1.2		Register High	7.5. 02	7.5. 0.	7.5. 00	214
(0x79) (0x78)	ADCL					Register Low				214
(0x76) (0x77)	Reserved	_	_	_		–	_	_	_	21-7
(0x77) (0x76)	Reserved	_		_	_	_	_	_	_	
, ,	Reserved	_		_	_	_	_	_		
(0x75)	Reserved	_		_	_	_	_	_		
(0x74)	PCMSK3	_	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	63
(0x73)	Reserved	_	-	-	-	-	-	-	-	03
(0x72)	Reserved	_		_		_		_		
(0x71)	TIMSK2	_		_	_	-	_	OCIE2A	TOIE2	145
(0x70)	TIMSK1	_		ICIE1		_	OCIE1B	OCIE2A OCIE1A	TOIE2	127
(0x6F)	TIMSK0	-	-	ICIE I	_	_	OCIETB	OCIE1A OCIE0A	TOIE1	101
(0x6E)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	63
(0x6D)	PCMSK1	PCINT23 PCINT15	PCINT22 PCINT14	PCINT21 PCINT13	PCINT20 PCINT12	PCINT19 PCINT11	PCINT18 PCINT10	PCINT17 PCINT9	PCINT16 PCINT8	63
(0x6C)	PCMSK1	PCINT15 PCINT7	PCINT14 PCINT6	PCINT13 PCINT5	PCINT12 PCINT4	PCINT11 PCINT3	PCINT10 PCINT2	PCINT9 PCINT1	PCINT8 PCINT0	63
(0x6B)	Reserved	PCINT7	- PCINTO	POINTS	PCINT4	PCINT3	PCINT2	PCINTT	FOINTO	03
(0x6A)	EICRA			_		_		ISC01	ISC00	61
(0x69)	Reserved	-		_	-	_	_	15001	15C00	01
(0x68)	Reserved			_	_		_	-		
(0x67)	OSCCAL	-	-	-		- Desister [CAL 7:0	-	_	-	36
(0x66)	Reserved	_	_		– Calibration	n Register [CAL7:0	- -			30
(0x65)	PRR			_		PRTIM1	PRSPI	PSUSART0	PRADC	43
(0x64)		-		-	-	PRIIVII	PRSPI	PSUSARTU	PRADC	43
(0x63)	Reserved Reserved	-		-	-	-	-	_	-	
(0x62)	CLKPR	- CLKPCE		_		CLKPS3	CLKPS2	CLKPS1	CLKPS0	36
(0x61)		CLKPCE	_	-	-					
(0x60)	WDTCR SREG	-		-	WDCE	WDE V	WDP2	WDP1	WDP0 C	50
0x3F (0x5F)		I	Т	Н	S Start Da	Ŧ	N		C	13
0x3E (0x5E)	SPH					inter High				15
0x3D (0x5D)	SPL			I		inter Low				15
0x3C (0x5C)	Reserved	-		-	_	-	_	-	-	
0x3B (0x5B)	Reserved	-	_	-	-	-	-	-	-	
0x3A (0x5A)	Reserved	-		_	-	-	-	-	-	
0x39 (0x59)	Reserved	-	_	-	-	-	-	-	-	
0x38 (0x58)	Reserved	- ODMIE	- DIAMAKOD	-	- -	- PLEOST	- POM/PT	-	- ODMEN	600
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	262
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	50/05/047
0x35 (0x55)	MCUCR	JTD	BODS	BODSE	PUD	-	-	IVSEL	IVCE	58/85/247
0x34 (0x54)	MCUSR	-	_	_	JTRF	WDRF	BORF	EXTRF	PORF	50
0x33 (0x53)	SMCR	-		-	-	SM2	SM1	SM0	SE	50
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
				0005	0.000	0000	0 0 0 0 0 0		OCDR0	221
0x31 (0x51)	OCDR	IDRD/OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1		
0x30 (0x50)	OCDR ACSR	IDRD/OCDR7 ACD	OCDR6 ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	196
0x30 (0x50) 0x2F (0x4F)	OCDR ACSR Reserved	IDRD/OCDR7	OCDR6		ACI –	ACIE –				196
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	OCDR ACSR Reserved SPDR	IDRD/OCDR7 ACD -	OCDR6 ACBG	ACO –	ACI  -  SPI Data	ACIE – Register	ACIC –	ACIS1	ACIS0	196 155
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	OCDR ACSR Reserved SPDR SPSR	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI  SPI Data	ACIE  Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	OCDR ACSR Reserved SPDR SPSR SPCR	IDRD/OCDR7 ACD -	OCDR6 ACBG	ACO –	ACI  SPI Data  MSTR	ACIE  - Register  - CPOL	ACIC –	ACIS1	ACIS0	196 155 155 154
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI  SPI Data  -  MSTR  General Purpo	ACIE  - Register  - CPOL se I/O Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155 154 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI  SPI Data  -  MSTR  General Purpo	ACIE  - Register  - CPOL se I/O Register se I/O Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155 154
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI  SPI Data  -  MSTR  General Purpo	ACIE  - Register  - CPOL se I/O Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155 154 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO - DORD	ACI  SPI Data  MSTR  General Purpo  General Purpo  -	ACIE  - Register  - CPOL se I/O Register se I/O Register	ACIC - CPHA	ACIS1  -  SPR1	ACIS0  -  SPI2X SPR0	196 155 155 154 27 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO - DORD	ACI  SPI Data  MSTR  General Purpo  General Purpo  Timer/Counter0 (	ACIE  - Register  - CPOL se I/O Register se I/O Register  - Output Compare A	ACIC  -  CPHA	ACIS1  - SPR1	ACISO  -  SPI2X SPR0	196 155 155 154 27 27 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO - DORD	ACI  SPI Data  MSTR  General Purpo  General Purpo  Timer/Counter0 (	ACIE  - Register  - CPOL se I/O Register se I/O Register	ACIC  -  CPHA	ACIS1  - SPR1	ACISO  -  SPI2X SPR0	196 155 155 154 27 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0 Reserved	IDRD/OCDR7 ACD  - SPIF SPIE	OCDR6 ACBG  - WCOL SPE	ACO	ACI  SPI Date  MSTR  General Purpo  General Purpo  Timer/Counter0 (	ACIE  - Register  - CPOL se I/O Register se I/O Register Output Compare A	- CPHA	ACIS1 SPR1	ACISO  - SPI2X SPRO	196  155 155 154 27 27 101 100
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0	IDRD/OCDR7 ACD  - SPIF SPIE	OCDR6 ACBG  - WCOL SPE	ACO - DORD	ACI  SPI Data  MSTR  General Purpo  General Purpo  Timer/Counter0 (	ACIE  - Register  - CPOL se I/O Register se I/O Register  - Output Compare A	ACIC  -  CPHA	ACIS1 SPR1	ACISO  -  SPI2X SPRO  -  -  -	196 155 155 154 27 27 27



0x22 (0x42)	EEARH	-	-	-	-	-	EEPRO	M Address Regis	ter High	25
0x21 (0x41)	EEARL				EEPROM Addre	ss Register Low				25
0x20 (0x40)	EEDR				EEPROM D	ata Register				26
0x1F (0x3F)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	26
0x1E (0x3E)	GPIOR0				General Purpo	se I/O Register				27
0x1D (0x3D)	EIMSK	PCIE	PCIE2	PCIE1	PCIE0	-	-	-	INT0	61
0x1C (0x3C)	EIFR	PCIF3	PCIF2	PCIF1	PCIF0	-	-	-	INTF0	62
0x1B (0x3B)	Reserved	-	-	-	-	1	-	-	-	
0x1A (0x3A)	Reserved	-	-	-	-	1	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	1	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	1	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	-	OCF2A	TOV2	145
0x16 (0x36)	TIFR1	-	-	ICF1	-	1	OCF1B	OCF1A	TOV1	127
0x15 (0x35)	TIFR0	-	-	-	-	-	-	OCF0A	TOV0	130
0x14 (0x34)	PORTG	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	87
0x13 (0x33)	DDRG	-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	87
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	87
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	87
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	87
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	87
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	86
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	86
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	87
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	86
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	86
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	86
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	86
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	86
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	86
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	85
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	85
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	85
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	85
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	85
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	85

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T	1 1
BLD SEC	Rd, b	Bit load from T to Register	Rd(b) ← T C ← 1	None C	1
CLC		Set Carry Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ	1	Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I		1			
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X Rd, Y	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2 2
LD LD	Rd, Y+	Load Indirect  Load Indirect and Post-Inc.	$Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$	None None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect and Fre-Dec.  Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , Rd $\leftarrow$ (Z)	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	1	Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	D4 D	Store Program Memory	(Z) ← R1:R0	None	
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2



#### **Ordering Information** 9.

#### 9.1 ATmega165A

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
16	1.8 - 5.5V	ATmega165A-AU ATmega165A-AUR <sup>(4)</sup> ATmega165A-MU ATmega165A-MUR <sup>(4)</sup> ATmega165A-MCH ATmega165A-MCHR <sup>(4)</sup>	64A 64A 64M1 64M1 64MC 64MC	Industrial (-40°C to 85°C)
		ATmega165A-AN ATmega165A-ANR <sup>(4)</sup> ATmega165A-MN ATmega165A-MNR <sup>(4)</sup>	64A 64A 64M1 64M1	Extended (-40°C to 105°C) <sup>(5)</sup>

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs.  $V_{CC}$ , see Figure 28-1 on page 302.
  - 4. Tape & Reel
  - 5. See characterization specifications at 105°C.

	Package Type					
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)					
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)					
64MC	64-lead (2-row Staggered), 7 x 7 x 1.0 mm body, 4.0 x 4.0mm Exposed Pad, Quad Flat No-Lead Package (QFN)					



#### ATmega325A 9.3

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
20	19 551/	ATmega325A-AU ATmega325A-AUR <sup>(4)</sup> ATmega325A-MU ATmega325A-MUR <sup>(4)</sup>	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)
20	1.8 - 5.5V	ATmega325A-AN ATmega325A-ANR <sup>(4)</sup> ATmega325A-MN ATmega325A-MNR <sup>(4)</sup>	64A 64A 64M1 64M1	Extended (-40°C to 105°C) <sup>(5)</sup>

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs.  $V_{CC}$ , see Figure 28-1 on page 302.
  - 4. Tape & Reel
  - 5. See characterizations specifications at 105°C.

Package Type					
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)				



#### 9.4 ATmega325PA

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
20	19 55	ATmega325PA-AU ATmega325PA-AUR <sup>(4)</sup> ATmega325PA-MU ATmega325PA-MUR <sup>(4)</sup>	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)
20	1.8 - 5.5V	ATmega325PA-AN ATmega325PA-ANR <sup>(4)</sup> ATmega325PA-MN ATmega325PA-MNR <sup>(4)</sup>	64A 64A 64M1 64M1	Extended (-40°C to 105°C) <sup>(5)</sup>

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs.  $V_{CC}$ , see Figure 28-1 on page 302.
  - 4. Tape & Reel
  - 5. See characterization specifications at 105°C.

Package Type					
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M1	64M1 64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)				



#### 9.5 ATmega3250A

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
20	1.8 - 5.5V	ATmega3250A-AU ATmega3250A-AUR <sup>(4)</sup>	100A 100A	Industrial (-40°C to 85°C)
20	1.6 - 5.57	ATmega3250A-AN ATmega3250A-ANR <sup>(4)</sup>	100A 100A	Extended (-40°C to 105°C) <sup>(5)</sup>

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
  - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - 3. For Speed vs. V<sub>CC</sub>, see Figure 28-1 on page 302.
  - 4. Tape & Reel
  - 5. See characterization specifications at 105°C.

Package Type		
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	



# 9.7 ATmega645A

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
20	1.8 - 5.5V	ATmega645A-AU ATmega645A-AUR <sup>(4)</sup> ATmega645A-MU ATmega645A-MUR <sup>(4)</sup>	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs.  $V_{CC}$ , see Figure 28-1 on page 302.
- 4. Tape & Reel

Package Type		
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)	
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	



# 9.8 ATmega645P

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
20	1.8 - 5.5V	ATmega645P-AU ATmega645P-AUR <sup>(4)</sup> ATmega645P-MU ATmega645P-MUR <sup>(4)</sup>	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs.  $V_{CC}$ , see Figure 28-1 on page 302.
- 4. Tape & Reel

Package Type		
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)	
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	



# 9.9 ATmega6450A

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
20	1.8 - 5.5V	ATmega6450A-AU ATmega6450A-AUR <sup>(4)</sup>	100A 100A	Industrial (-40°C to 85°C)


Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs.  $V_{CC}$ , see Figure 28-1 on page 302.
- 4. Tape & Reel

Package Type			
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)		



# 10.4 100A



### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

### Notes

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08mm maximum.

201	Ι /Ι_	$\Omega$	-05
∠∪	14-	UZ:	·UJ

TITLE	DRAWING NO.	REV.	l
<b>100A</b> , 100-lead, 14 x 14mm Body Size, 1.0mm Body Thickness, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	100A	Е	



# 11. Errata

- 11.1 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. G
  No known errata.
- 11.2 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. A to F Not sampled.



# 12. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

### 12.1 8285F - 08/2014

- 1. New back page from datasheet template 2014-0502
- 2. Changed chip definition in the text in Section 9.6 "Low-frequency XTAL Oscillator" on page 32.

## 12.2 8285E - 02/2013

- 1. Applied partially the Atmel new template. New log, front page, page layout and last page changed.
- 2. Added "Electrical Characteristics TA = -40°C to 105°C" on page 308.
- 3. Removed sections 28.5 and 28.6, page 326.
- 4. Added "Typical Characteristics TA = -40°C to 105°C" on page 630.
- 5. Changed Input hysteresis (mV) to Input hysteresis (V) throughout the "Typical characteristics TA = -40°C to 85°C".
- 6. Updated the typical characteristics to include Port H for all 100-pin devices: ATmega3250A/PA/6450/P. Port H has the same performance as Port A, C, D, E, F, G.
- 7. Updated "Packaging Information" on page 28 to take into account the added the 105°C devices.

## 12.3 8285D - 06/11

1. Removed "Preliminary" from the front page.

## 12.4 8285C - 06/11

- 1. Updated "Signature bytes" on page 267. A, P and PA devices have different signature (0x002) bytes.
- 2. Updated "DC characteristics" on page 295 for all devices.















**Atmel Corporation** 1600 Technology Drive, San Jose, CA 95110 USA **T:** (+1)(408) 441.0311

**F:** (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-8285FS-AVR-ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P-Datasheet Summary\_08/2014.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.