



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status Core Processor Core Size Speed Connectivity	Active AVR 8-Bit 20MHz
Core Processor Core Size Speed	AVR 8-Bit 20MHz
Core Size Speed	8-Bit 20MHz
Speed	20MHz
•	
Connectivity	CDI HADT/HCADT HCI
Connectivity	SPI, UART/USART, USI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega6450a-aur

- Programmable serial USART
- Master/Slave SPI Serial Interface
- Universal Serial Interface with Start Condition detector
- Programmable Watchdog Timer with separate on-chip oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on pin change
- · Special microcontroller features
 - Power-on reset and programmable Brown-out detection
 - Internal calibrated oscillator
 - External and internal interrupt sources
 - Five sleep modes: Idle, ADC Noise Reduction, Power-save, Power-down and Standby
- · I/O and packages
 - 54/69 programmable I/O lines
 - 64/100-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN
- · Speed grade:
 - ATmega 165A/165PA/645A/645P: 0 16MHz @ 1.8 5.5V
 - ATmega325A/325PA/3250A/3250PA/6450A/6450P: 0 20MHz @ 1.8 5.5V
- · Temperature range:
 - -40°C to 85°C industrial
- Ultra-low power consumption (picoPower® devices)
 - Active mode:
 - 1MHz, 1.8V: 215µA
 - 32kHz, 1.8V: 8µA (including oscillator)
 - Power-down mode: 0.1µA at 1.8V
 - Power-save mode: 0.6µA at 1.8V (Including 32kHz RTC)


Note: 1. Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



1.2 Pinout - 100A (TQFP)

Figure 1-2. Pinout Atmel ATmega3250A/ATmega3250PA/ATmega6450A/ATmega6450P.

TQFP






2. Overview

The Atmel ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, this microcontroller achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block diagram

Figure 2-1. Block diagram.



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



2.2 Comparison between Atmel

ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

Table 2-1. Differences between: ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P.

Device	Flash	EEPROM	RAM	MHz
ATmega165A	16Kbyte	512Bytes	1Kbyte	16
ATmega165PA	16Kbyte	512Bytes	1Kbyte	16
ATmega325A	32Kbyte	1Kbyte	2Kbyte	20
ATmega325PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega3250A	32Kbytes	1Kbyte	2Kbyte	20
ATmega3250PA	32Kbyte	1Kbyte	2Kbyte	20
ATmega645A	64Kbyte	2Kbyte	4Kbyte	16
ATmega645P	64Kbyte	2Kbyte	4Kbyte	16
ATmega6450A	64Kbyte	2Kbyte	4Kbyte	20
ATmega6450P	64Kbyte	2Kbyte	4Kbyte	20

2.3 Pin descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tristated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tristated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port B" on page 73.

2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins



that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tristated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the Atmel

ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port D" on page 75.

2.3.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tristated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the

ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port D" on page 75.

2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tristated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate functions of Port E" on page 76.

2.3.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface, see "Alternate functions of Port F" on page 78.

2.3.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tristated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645P/6450A/6450P as listed on page 80.

2.3.10 Port H (PH7:PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tristated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega3250A/3250PA/6450A/6450P as listed on page 81.



7. Register Summary

Note: Registers with bold type only available in ATmega3250A/3250PA/6450A/6450P.

(0xFF)	Reserved									
(0xFE)	Reserved									
(0xFD)	Reserved									
(0xFC)	Reserved									
(0xFB)	Reserved									
(0xFA)	Reserved									
(0xF9)	Reserved									
(0xF8)	Reserved									
(0xF7)	Reserved									
(0xF6)	Reserved									
(0xF5)	Reserved									
(0xF4)	Reserved									
(0xF3)	Reserved									
	Reserved									
(0xF2)	Reserved									
(0xF1)	Reserved									
(0xF0)										
(0xEF)	Reserved									
(0xEE)	Reserved									
(0xED)	Reserved									
(0xEC)	Reserved									
(0xEB)	Reserved	-	-	-	-	-	-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved									
(0xE6)	Reserved									
(0xE5)	Reserved									
(0xE4)	Reserved									
(0xE3)	Reserved	-	-	-	-	-	-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-	-	-	-	-	
(0xE0)	Reserved	-	-	-	-	-	-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	PORTJ	-	PORTJ6	PORTJ5	PORTJ4	PORTJ3	PORTJ2	PORTJ1	PORTJ0	88
(0xDC)	DDRJ		DD 10		DD 14					
(0xDB)		-	DDJ6	DDJ5	DDJ4	DDJ3	DDJ2	DDJ1	DDJ0	88
(OXDD)			DDJ6 PINJ6	DDJ5 PINJ5	DDJ4 PINJ4	DDJ3 PINJ3		DDJ1 PINJ1	DDJ0 PINJ0	88 88
(0×DA)	PINJ	-	PINJ6	PINJ5	PINJ4	PINJ3	PINJ2	PINJ1	PINJ0	88
(0xDA)	PINJ PORTH	- PORTH7	PINJ6 PORTH6	PINJ5 PORTH5	PINJ4 PORTH4	PINJ3 PORTH3	PINJ2 PORTH2	PINJ1 PORTH1	PINJ0 PORTH0	88 87
(0xD9)	PINJ PORTH DDRH	PORTH7	PINJ6 PORTH6 DDH6	PINJ5 PORTH5 DDH5	PINJ4 PORTH4 DDH4	PINJ3 PORTH3 DDH3	PINJ2 PORTH2 DDH2	PINJ1 PORTH1 DDH1	PINJ0 PORTH0 DDH0	88 87 87
(0xD9) (0xD8)	PINJ PORTH DDRH PINH	PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87
(0xD9) (0xD8) (0xD7)	PINJ PORTH DDRH PINH Reserved	PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6)	PINJ PORTH DDRH PINH Reserved Reserved	PORTH7 DDH7 PINH7 -	PINJ6 PORTH6 DDH6 PINH6 -	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4 -	PINJ3 PORTH3 DDH3 PINH3 -	PINJ2 PORTH2 DDH2 PINH2 -	PINJ1 PORTH1 DDH1 PINH1 -	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5)	PINJ PORTH DDRH PINH Reserved Reserved Reserved	PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4)	PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3)	PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2)	PINJ PORTH DDRH PINH Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJO PORTHO DDHO PINHO	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE) (0xCD) (0xCC) (0xCB)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE) (0xCD) (0xCC) (0xCB)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE) (0xCD) (0xCC) (0xCB) (0xCA) (0xC9) (0xC8)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE) (0xCD) (0xCC) (0xCB) (0xCA) (0xC9) (0xC8)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87
(0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE) (0xCD) (0xCC) (0xCB) (0xCA) (0xC9)	PINJ PORTH DDRH PINH Reserved	- PORTH7 DDH7 PINH7	PINJ6 PORTH6 DDH6 PINH6	PINJ5 PORTH5 DDH5 PINH5	PINJ4 PORTH4 DDH4 PINH4	PINJ3 PORTH3 DDH3 PINH3	PINJ2 PORTH2 DDH2 PINH2	PINJ1 PORTH1 DDH1 PINH1	PINJ0 PORTH0 DDH0 PINH0	88 87 87 88



(0xC4)	UBRR0L				USART0 Baud I	Rate Register Low				182
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	-	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	180
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	179
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	178
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	Reserved	-	-	-	-	-	-	-	-	
(0xBC)	Reserved	-	-	-	-	-	-	-	-	
(0xBB)	Reserved	-	-	-	-	-	-	-	-	
(0xBA)	USIDR				USI Dat	a Register				190
(0xB9)	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	190
(0xB8)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	191
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	ASSR	-	-	-	EXCLK	AS2	TCN2UB	OCR2UB	TCR2UB	146
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	-	-	-	-	-	-	-	
(0xB3)	OCR2A			Tim	ner/Counter 2 Outp	out Compare Regis	ter A			145
(0xB2)	TCNT2				Timer/0	Counter2				144
(0xB1)	Reserved	-	-	-	-	-	-	-	-	
(0xB0)	TCCR2A	FOC2A	WGM20	COM2A1	COM2A0	WGM21	CS22	CS21	CS20	143
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	_	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	_	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	_	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	_	-	-	
(0xA0) (0x9F)	Reserved	-	-	-	-	-	_	-	-	
(0x9E)	Reserved	-	-	-	_	-	-	-	-	
(0x9L)	Reserved	-	-	-	-	_	_	-	-	
(0x9C)	Reserved	-	-	-	-	-	_	-	-	
(0x9C) (0x9B)	Reserved	-	-	-	-	_	_	-	-	
(0x9A)	Reserved	-	-	-	_	_	_	-	-	
` '	Reserved	-	-	_	-	_	_	-	-	
(0x99)	Reserved	-	-	_	-	_	_	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96) (0x95)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93) (0x92)	Reserved	-	-	-	-	-	-	-	-	
, ,	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-		-	-	-	-			
(0x8C)		-	-			Compare Posister		-	-	126
(0x8B)	OCR1BH					Compare Register				126
(A8x0)	OCR1BL					Compare Register				126
(0x89)	OCR1AH				•	Compare Register				126
(0x88)	OCR1AL					Conture Register				126
(0x87)	ICR1H					Capture Register				126
(0x86)	ICR1L			Tin		t Capture Register	LUW			126
(0x85)	TCNT1H					unter1 High				126
(0x84)	TCNT1L				Timer/Co	unter1 Low				126



(0x83)	Reserved	-	_	_	_	_	_	_	-	
(0x82)	TCCR1C	FOC1A	FOC1B	_	_	_	_	_	_	125
(0x81)	TCCR1B	ICNC1	ICES1	_	WGM13	WGM12	CS12	CS11	CS10	124
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	_	_	WGM11	WGM10	122
(0x7F)	DIDR1	_	-	_	_	_	_	AIN1D	AIN0D	197
(0x7F)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	215
(0x7L)	Reserved	-	-	-	-	-	-	-	-	2.0
(0x7D) (0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	211
(0x7C) (0x7B)	ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	214
(0x7B) (0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	213
(0x7A) (0x79)	ADCH	7.02.1	7.500	7.57.1.2		Register High	7.5. 02	7.5. 0.	7.5. 00	214
(0x79) (0x78)	ADCL					Register Low				214
(0x76) (0x77)	Reserved	_	_	_		–	_	_	_	21-7
(0x77) (0x76)	Reserved	_		_	_	_	_	_	_	
, ,	Reserved	_		_	_	_	_	_		
(0x75)	Reserved	_		_	_	_	_	_		
(0x74)	PCMSK3	_	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	63
(0x73)	Reserved	_	-	-	-	-	-	-	-	03
(0x72)	Reserved	_		_		_		_		
(0x71)	TIMSK2	_		_	_	-	_	OCIE2A	TOIE2	145
(0x70)	TIMSK1	_		ICIE1		_	OCIE1B	OCIE2A OCIE1A	TOIE2	127
(0x6F)	TIMSK0	_	-	ICIE I	_	_	OCIETB	OCIE1A OCIE0A	TOIE1	101
(0x6E)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	63
(0x6D)	PCMSK1	PCINT23 PCINT15	PCINT22 PCINT14	PCINT21 PCINT13	PCINT20 PCINT12	PCINT19 PCINT11	PCINT18 PCINT10	PCINT17 PCINT9	PCINT16 PCINT8	63
(0x6C)	PCMSK1	PCINT15 PCINT7	PCINT14 PCINT6	PCINT13 PCINT5	PCINT12 PCINT4	PCINT11 PCINT3	PCINT10 PCINT2	PCINT9 PCINT1	PCINT8 PCINT0	63
(0x6B)	Reserved	PCINT7	- PCINTO	POINTS	PCINT4	PCINT3	PCINT2	PCINTT	FOINTO	03
(0x6A)	EICRA			_		_		ISC01	ISC00	61
(0x69)	Reserved	-		_	-	_	_	15001	15C00	01
(0x68)	Reserved			_	_		_	-		
(0x67)	OSCCAL	-	-	-		- Desister [CAL 7:0	-	_	-	36
(0x66)	Reserved	_	_		– Calibration Calibration	n Register [CAL7:0	- -			30
(0x65)	PRR			_		PRTIM1	PRSPI	PSUSART0	PRADC	43
(0x64)		-		-	-	PRIIVII	PRSPI	PSUSARTU	PRADC	43
(0x63)	Reserved Reserved	-		-	-	-	-	_	-	
(0x62)	CLKPR	- CLKPCE		_		CLKPS3	CLKPS2	CLKPS1	CLKPS0	36
(0x61)		CLKPCE		-	-					
(0x60)	WDTCR SREG	-		-	WDCE	WDE V	WDP2	WDP1	WDP0 C	50
0x3F (0x5F)		I	Т	Н	S Start Da	=	N		C	13
0x3E (0x5E)	SPH					inter High				15
0x3D (0x5D)	SPL			I		inter Low				15
0x3C (0x5C)	Reserved	-		-	_	-	_	-	-	
0x3B (0x5B)	Reserved	-	_	-	-	-	-	-	-	
0x3A (0x5A)	Reserved	-		_	-	-	-	-	-	
0x39 (0x59)	Reserved	-	_	-	-	-	-	-	-	
0x38 (0x58)	Reserved	- ODMIE	- DIAMAKOD	-	- -	- PLEOST	- POM/PT	-	- ODMEN	600
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	262
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	50/05/047
0x35 (0x55)	MCUCR	JTD	BODS	BODSE	PUD	-	-	IVSEL	IVCE	58/85/247
0x34 (0x54)	MCUSR	-	_	_	JTRF	WDRF	BORF	EXTRF	PORF	50
0x33 (0x53)	SMCR	-		-	-	SM2	SM1	SM0	SE	50
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
				0005	0.000	0000	0 0 0 0 0 0		OCDR0	221
0x31 (0x51)	OCDR	IDRD/OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1		
0x30 (0x50)	OCDR ACSR	IDRD/OCDR7 ACD	OCDR6 ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	196
0x30 (0x50) 0x2F (0x4F)	OCDR ACSR Reserved	IDRD/OCDR7	OCDR6		ACI –	ACIE –				196
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	OCDR ACSR Reserved SPDR	IDRD/OCDR7 ACD -	OCDR6 ACBG	ACO –	ACI - SPI Data	ACIE – Register	ACIC –	ACIS1	ACIS0	196 155
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	OCDR ACSR Reserved SPDR SPSR	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI SPI Data	ACIE Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	OCDR ACSR Reserved SPDR SPSR SPCR	IDRD/OCDR7 ACD -	OCDR6 ACBG	ACO –	ACI SPI Data MSTR	ACIE - Register - CPOL	ACIC –	ACIS1	ACIS0	196 155 155 154
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI SPI Data - MSTR General Purpo	ACIE - Register - CPOL se I/O Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155 154 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI SPI Data - MSTR General Purpo	ACIE - Register - CPOL se I/O Register se I/O Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155 154
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	IDRD/OCDR7 ACD - SPIF	OCDR6 ACBG - WCOL	ACO –	ACI SPI Data - MSTR General Purpo	ACIE - Register - CPOL se I/O Register	ACIC –	ACIS1 -	ACIS0 - SPI2X	196 155 155 154 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO - DORD	ACI SPI Data MSTR General Purpo General Purpo -	ACIE - Register - CPOL se I/O Register se I/O Register	ACIC - CPHA	ACIS1 - SPR1	ACIS0 - SPI2X SPR0	196 155 155 154 27 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO - DORD	ACI SPI Data MSTR General Purpo General Purpo Timer/Counter0 (ACIE - Register - CPOL se I/O Register se I/O Register - Output Compare A	ACIC - CPHA	ACIS1 - SPR1	ACISO - SPI2X SPR0	196 155 155 154 27 27 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO - DORD	ACI SPI Data MSTR General Purpo General Purpo Timer/Counter0 (ACIE - Register - CPOL se I/O Register se I/O Register	ACIC - CPHA	ACIS1 - SPR1	ACISO - SPI2X SPR0	196 155 155 154 27 27
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0 Reserved	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO	ACI SPI Date MSTR General Purpo General Purpo Timer/Counter0 (ACIE - Register - CPOL se I/O Register se I/O Register Output Compare A	- CPHA	ACIS1 SPR1	ACISO - SPI2X SPRO	196 155 155 154 27 27 101 100
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0	IDRD/OCDR7 ACD - SPIF SPIE	OCDR6 ACBG - WCOL SPE	ACO - DORD	ACI SPI Data MSTR General Purpo General Purpo Timer/Counter0 (ACIE - Register - CPOL se I/O Register se I/O Register - Output Compare A	ACIC - CPHA	ACIS1 SPR1	ACISO - SPI2X SPRO - - -	196 155 155 154 27 27 27



0x22 (0x42)	EEARH	-	-	-	-	-	EEPRO	M Address Regis	ter High	25
0x21 (0x41)	EEARL				EEPROM Addre	ss Register Low				25
0x20 (0x40)	EEDR				EEPROM D	ata Register				26
0x1F (0x3F)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	26
0x1E (0x3E)	GPIOR0				General Purpo	se I/O Register				27
0x1D (0x3D)	EIMSK	PCIE	PCIE2	PCIE1	PCIE0	-	-	-	INT0	61
0x1C (0x3C)	EIFR	PCIF3	PCIF2	PCIF1	PCIF0	-	-	-	INTF0	62
0x1B (0x3B)	Reserved	-	-	-	-	1	-	-	-	
0x1A (0x3A)	Reserved	-	-	-	-	1	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	1	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	1	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	-	OCF2A	TOV2	145
0x16 (0x36)	TIFR1	-	-	ICF1	-	1	OCF1B	OCF1A	TOV1	127
0x15 (0x35)	TIFR0	-	-	-	-	-	-	OCF0A	TOV0	130
0x14 (0x34)	PORTG	-	-	-	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	87
0x13 (0x33)	DDRG	-	-	-	DDG4	DDG3	DDG2	DDG1	DDG0	87
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	87
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	87
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	87
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	87
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	86
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	86
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	87
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	86
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	86
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	86
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	86
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	86
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	86
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	85
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	85
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	85
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	85
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	85
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	85

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



8. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTION	S		•	•
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Registers Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K		Rd ← Rd v K	Z,N,V	1
	· ·	Logical OR Register and Constant			
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 − Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ¬ (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ¬ (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC	· · · · · · · · · · · · · · · · · · ·	Transfer in the second		_,-	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	, K	Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL	N.	Indirect Call to (Z)	PC ← Z	None	3
	b.				
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
	k				1/2
BRLO	1	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
DICTO					
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A



ATmega325A 9.3

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega325A-AU ATmega325A-AUR ⁽⁴⁾ ATmega325A-MU ATmega325A-MUR ⁽⁴⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)
20	1.0 - 0.5V	ATmega325A-AN ATmega325A-ANR ⁽⁴⁾ ATmega325A-MN ATmega325A-MNR ⁽⁴⁾	64A 64A 64M1 64M1	Extended (-40°C to 105°C) ⁽⁵⁾

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.
 - 4. Tape & Reel
 - 5. See characterizations specifications at 105°C.

Package Type					
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)				



9.4 ATmega325PA

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega325PA-AU ATmega325PA-AUR ⁽⁴⁾ ATmega325PA-MU ATmega325PA-MUR ⁽⁴⁾	64A 64A 64M1 64M1	Industrial (-40°C to 85°C)
20	1.0 - 0.5 v	ATmega325PA-AN ATmega325PA-ANR ⁽⁴⁾ ATmega325PA-MN ATmega325PA-MNR ⁽⁴⁾	64A 64A 64M1 64M1	Extended (-40°C to 105°C) ⁽⁵⁾

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.
 - 4. Tape & Reel
 - 5. See characterization specifications at 105°C.

Package Type					
64A	64-Lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)				
64M1	64-pad, 9 x 9 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)				



9.5 ATmega3250A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega3250A-AU ATmega3250A-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)
		ATmega3250A-AN ATmega3250A-ANR ⁽⁴⁾	100A 100A	Extended (-40°C to 105°C) ⁽⁵⁾

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC}, see Figure 28-1 on page 302.
 - 4. Tape & Reel
 - 5. See characterization specifications at 105°C.

Package Type		
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	



9.9 ATmega6450A

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
20	1.8 - 5.5V	ATmega6450A-AU ATmega6450A-AUR ⁽⁴⁾	100A 100A	Industrial (-40°C to 85°C)


Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


- 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. For Speed vs. V_{CC} , see Figure 28-1 on page 302.
- 4. Tape & Reel


Package Type			
100A	100-lead, 14 x 14 x 1.0mm, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)		



10.3 64MC







Note: 1. The terminal #1 ID is a Laser-marked Feature.

COMMON DIMENSIONS (Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.18	0.23	0.28	
С		0.20 REF		
D	6.90	7.00	7.10	
D2	3.95	4.00	4.05	
E	6.90	7.00	7.10	
E2	3.95	4.00	4.05	
eT	_	0.65	_	
eR	-	0.65	-	
К	0.20	_	_	(REF)
L	0.35	0.40	0.45	
у	0.00	_	0.075	

10/3/07

		TITLE	GPC	DRAWING NO.	REV.
Atmel	Package Drawing Contact: packagedrawings@atmel.com	64MC, 64QFN (2-Row Staggered), 7 x 7 x 1.00 mm Body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No Lead Package	ZXC	64MC	A



10.4 100A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

Notes

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08mm maximum.

201	Ι /Ι_	Ω	-05
∠∪	14-	UZ:	·UJ

TITLE	DRAWING NO.	REV.	l
100A , 100-lead, 14 x 14mm Body Size, 1.0mm Body Thickness, 0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	100A	Е	



12. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

12.1 8285F - 08/2014

- 1. New back page from datasheet template 2014-0502
- 2. Changed chip definition in the text in Section 9.6 "Low-frequency XTAL Oscillator" on page 32.

12.2 8285E - 02/2013

- 1. Applied partially the Atmel new template. New log, front page, page layout and last page changed.
- 2. Added "Electrical Characteristics TA = -40°C to 105°C" on page 308.
- 3. Removed sections 28.5 and 28.6, page 326.
- 4. Added "Typical Characteristics TA = -40°C to 105°C" on page 630.
- 5. Changed Input hysteresis (mV) to Input hysteresis (V) throughout the "Typical characteristics TA = -40°C to 85°C".
- 6. Updated the typical characteristics to include Port H for all 100-pin devices: ATmega3250A/PA/6450/P. Port H has the same performance as Port A, C, D, E, F, G.
- 7. Updated "Packaging Information" on page 28 to take into account the added the 105°C devices.

12.3 8285D - 06/11

1. Removed "Preliminary" from the front page.

12.4 8285C - 06/11

- 1. Updated "Signature bytes" on page 267. A, P and PA devices have different signature (0x002) bytes.
- 2. Updated "DC characteristics" on page 295 for all devices.



12.5 8285B - 03/11

- 1. Updated the datasheet according to the Atmel new Brand Style Guide
- 2. Updated "Signature bytes", Table 27.3 on page 267.
- 3. Updated the power supply voltage (1.5 5.5V) for all devices in "Ordering Information" on page 18.
- 4. Added "Ordering Information" for Extended Temperature (-40°C to 105°C)

12.6 8285A - 09/10

- 1. Initial revision (Based on the ATmega165P/325P/3250P/645/6450/V).
- 2. Changes done compared to ATmega165P/325P/3250P/645/6450/V datasheet:
 - New EIMSK and EIFR register overview
 - New graphics in "Typical characteristics TA = -40°C to 85°C" on page 314.
 - Ordering Information includes Tape & Reel
 - New "Ordering Information" on page 18.
 - QTouch Library Support Features













Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA **T:** (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-8285FS-AVR-ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P-Datasheet Summary_08/2014.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.