



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | EE PLD |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 4.75V ~ 5.25V |
| Number of Logic Elements/Blocks | 2 |
| Number of Macrocells | 32 |
| Number of Gates | 600 |
| Number of I/O | 36 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7032tc44-10 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest
- Programming support
 - Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices
 - The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices

General Description

The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2.* See Table 3 for available speed grades.

| Device | Speed Grade | | | | | | | | | | | |
|----------|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|--|--|
| | -5 | -6 | -7 | -10P | -10 | -12P | -12 | -15 | -15T | -20 | | |
| EPM7032 | | ✓ | ✓ | | ✓ | | ✓ | ✓ | ✓ | | | |
| EPM7032S | ✓ | ✓ | ✓ | | ✓ | | | | | | | |
| EPM7064 | | ✓ | ✓ | | ~ | | ✓ | ✓ | | | | |
| EPM7064S | ✓ | ✓ | ✓ | | ~ | | | | | | | |
| EPM7096 | | | ✓ | | ~ | | ✓ | ✓ | | | | |
| EPM7128E | | | ✓ | ✓ | ~ | | ✓ | ✓ | | ✓ | | |
| EPM7128S | | ✓ | ✓ | | ✓ | | | ✓ | | | | |
| EPM7160E | | | | ✓ | ✓ | | ✓ | ✓ | | ✓ | | |
| EPM7160S | | ✓ | ✓ | | ~ | | | ✓ | | | | |
| EPM7192E | | | | | | ✓ | ✓ | ✓ | | ✓ | | |
| EPM7192S | | | ✓ | | ✓ | | | ✓ | | | | |
| EPM7256E | | | | | | ✓ | ✓ | ✓ | | ✓ | | |
| EPM7256S | | | ✓ | | ✓ | | | ✓ | | | | |

Figure 2. MAX 7000E & MAX 7000S Device Block Diagram




Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.

Logic Array Blocks


The MAX 7000 device architecture is based on the linking of highperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay (t_{SEXP}) is incurred when shareable expanders are used. Figure 5 shows how shareable expanders can feed multiple macrocells.

Figure 5. Shareable Expanders

Shareable expanders can be shared by any or all macrocells in an LAB.



Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

Programmable Speed/Power Control

MAX 7000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000 device for either high-speed (i.e., with the Turbo BitTM option turned on) or low-power (i.e., with the Turbo Bit option turned off) operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , and t_{SEXP} , t_{ACL} , and t_{CPPW} parameters.

Output Configuration

MAX 7000 device outputs can be programmed to meet a variety of system-level requirements.

MultiVolt I/O Interface

MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with systems that have differing supply voltages. The 5.0-V devices in all packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V $V_{\rm CCINT}$ level, input voltage thresholds are at TTL levels, and are therefore compatible with both 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V supply, the output levels are compatible with 5.0-V systems. When $V_{\rm CCIO}$ is connected to a 3.3-V supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels lower than 4.75 V incur a nominally greater timing delay of $t_{\rm OD2}$ instead of $t_{\rm OD1}$.

Open-Drain Output Option (MAX 7000S Devices Only)

MAX 7000S devices provide an optional open-drain (functionally equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

| Table 9. MAX 7000 J | ITAG Instruction | s |
|---------------------|--|---|
| JTAG Instruction | Devices | Description |
| SAMPLE/PRELOAD | EPM7128S EPM7160S EPM7192S | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins. |
| | EPM7256S | pattern output at the device pins. |
| EXTEST | EPM7128S EPM7160S EPM7192S EPM7256S | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. |
| BYPASS | EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation. |
| IDCODE | EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. |
| ISP Instructions | EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S | These instructions are used when programming MAX 7000S devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster download cable, or using a Jam File (.jam), Jam Byte-Code file (.jbc), or Serial Vector Format file (.svf) via an embedded processor or test equipment. |

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------------|--|---|-------------------------|--------------------------|------|
| V _{IH} | High-level input voltage | | 2.0 | V _{CCINT} + 0.5 | V |
| V _{IL} | Low-level input voltage | | -0.5 (8) | 0.8 | V |
| V _{OH} | 5.0-V high-level TTL output voltage | $I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V } (10)$ | 2.4 | | V |
| | 3.3-V high-level TTL output voltage | $I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (10)$ | 2.4 | | V |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V } (10)$ | V _{CCIO} - 0.2 | | V |
| V _{OL} | 5.0-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (11) | | 0.45 | V |
| | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11) | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | $I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 V(11)$ | | 0.2 | V |
| I _I | Leakage current of dedicated input pins | V _I = -0.5 to 5.5 V (11) | -10 | 10 | μА |
| l _{OZ} | I/O pin tri-state output off-state current | V _I = -0.5 to 5.5 V (11), (12) | -40 | 40 | μА |

| Table 1 | Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices Note (13) | | | | | | | |
|------------------|---|-------------------------------------|-----|-----|------|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF | | | |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 12 | pF | | | |

| Table 1 | Table 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices Note (13) | | | | | | | | | |
|------------------|--|-------------------------------------|-----|-----|------|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 15 | pF | | | | | |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 15 | pF | | | | | |

| Table 1 | Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S DevicesNote (13) | | | | | | | | | | |
|------------------|---|-------------------------------------|-----|-----|------|--|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | | |
| C _{IN} | Dedicated input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF | | | | | | |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF | | | | | | |

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage on I/O pins is –0.5 V and on 4 dedicated input pins is –0.3 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) V_{CC} must rise monotonically.
- (5) The POR time for all 7000S devices does not exceed 300 μs. The sufficient V_{CCINT} voltage level for POR is 4.5 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (6) 3.3-V I/O operation is not available for 44-pin packages.
- (7) The V_{CCISP} parameter applies only to MAX 7000S devices.
- (8) During in-system programming, the minimum DC input voltage is –0.3 V.
- (9) These values are specified under the MAX 7000 recommended operating conditions in Table 14 on page 26.
- (10) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (11) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current.
- (12) When the JTAG interface is enabled in MAX 7000S devices, the input leakage current on the JTAG pins is typically -60 uA.
- (13) Capacitance is measured at 25° C and is sample-tested only. The OE1 pin has a maximum capacitance of 20 pF.

Figure 11 shows the typical output drive characteristics of MAX 7000 devices.





Figure 11. Output Drive Characteristics of 5.0-V MAX 7000 Devices

Timing Model

MAX 7000 device timing can be analyzed with the Altera software, with a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 12. MAX 7000 devices have fixed internal delays that enable the designer to determine the worst-case timing of any design. The Altera software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for a device-wide performance evaluation.

Figure 13. Switching Waveforms



30 Altera Corporation

Register Output to Pin

| Symbol | Parameter | Conditions | | Speed | Grade | | Unit |
|-------------------|--|----------------|---------|-----------|-------|-----------------------|------|
| | | | MAX 700 | OE (-10P) | | 00 (-10) DOE (-10) | |
| | | | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.5 | | 1.0 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.5 | | 1.0 | ns |
| t _{FIN} | Fast input delay | (2) | | 1.0 | | 1.0 | ns |
| t _{SEXP} | Shared expander delay | | | 5.0 | | 5.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.8 | | 0.8 | ns |
| t_{LAD} | Logic array delay | | | 5.0 | | 5.0 | ns |
| t _{LAC} | Logic control array delay | | | 5.0 | | 5.0 | ns |
| t _{IOE} | Internal output enable delay | (2) | | 2.0 | | 2.0 | ns |
| t _{OD1} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 1.5 | | 2.0 | ns |
| t _{OD2} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 2.0 | | 2.5 | ns |
| t _{OD3} | Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 5.5 | | 6.0 | ns |
| t _{ZX1} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 5.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 5.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 9.0 | | 9.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 5.0 | | 5.0 | ns |
| t_{SU} | Register setup time | | 2.0 | | 3.0 | | ns |
| t_H | Register hold time | | 3.0 | | 3.0 | | ns |
| t _{FSU} | Register setup time of fast input | (2) | 3.0 | | 3.0 | | ns |
| t_{FH} | Register hold time of fast input | (2) | 0.5 | | 0.5 | | ns |
| t_{RD} | Register delay | | | 2.0 | | 1.0 | ns |
| t _{COMB} | Combinatorial delay | | | 2.0 | | 1.0 | ns |
| t _{IC} | Array clock delay | | | 5.0 | | 5.0 | ns |
| t_{EN} | Register enable time | | | 5.0 | | 5.0 | ns |
| t _{GLOB} | Global control delay | | | 1.0 | | 1.0 | ns |
| t _{PRE} | Register preset time | | | 3.0 | | 3.0 | ns |
| t _{CLR} | Register clear time | | | 3.0 | | 3.0 | ns |
| t _{PIA} | PIA delay | | | 1.0 | | 1.0 | ns |
| t _{LPA} | Low-power adder | (8) | | 11.0 | | 11.0 | ns |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|-------------------|--|----------------|-----|------|-------|-------|-----|------|------|
| | | | - | 15 | -1 | 5T | -2 | 20 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 2.0 | | 2.0 | | 3.0 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 2.0 | | 2.0 | | 3.0 | ns |
| t _{FIN} | Fast input delay | (2) | | 2.0 | | _ | | 4.0 | ns |
| t _{SEXP} | Shared expander delay | | | 8.0 | | 10.0 | | 9.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 1.0 | | 1.0 | | 2.0 | ns |
| t _{LAD} | Logic array delay | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{LAC} | Logic control array delay | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{IOE} | Internal output enable delay | (2) | | 3.0 | | _ | | 4.0 | ns |
| t _{OD1} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{OD2} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 5.0 | | - | | 6.0 | ns |
| t _{OD3} | Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 8.0 | | - | | 9.0 | ns |
| t _{ZX1} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 6.0 | | 6.0 | | 10.0 | ns |
| t _{ZX2} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 7.0 | | - | | 11.0 | ns |
| t _{ZX3} | Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 10.0 | | - | | 14.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 6.0 | | 6.0 | | 10.0 | ns |
| t _{SU} | Register setup time | | 4.0 | | 4.0 | | 4.0 | | ns |
| t _H | Register hold time | | 4.0 | | 4.0 | | 5.0 | | ns |
| t _{FSU} | Register setup time of fast input | (2) | 2.0 | | - | İ | 4.0 | | ns |
| t _{FH} | Register hold time of fast input | (2) | 2.0 | | - | | 3.0 | | ns |
| t _{RD} | Register delay | | | 1.0 | | 1.0 | | 1.0 | ns |
| t _{COMB} | Combinatorial delay | | | 1.0 | | 1.0 | | 1.0 | ns |
| t _{IC} | Array clock delay | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{EN} | Register enable time | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{GLOB} | Global control delay | | | 1.0 | | 1.0 | | 3.0 | ns |
| t _{PRE} | Register preset time | | | 4.0 | | 4.0 | | 4.0 | ns |
| t _{CLR} | Register clear time | | | 4.0 | | 4.0 | | 4.0 | ns |
| t _{PIA} | PIA delay | | 1 | 2.0 | | 2.0 | | 3.0 | ns |
| t _{LPA} | Low-power adder | (8) | | 13.0 | | 15.0 | | 15.0 | ns |

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The f_{MAX} values represent the highest frequency for pipelined data.
- (7) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 27 and 28 show the EPM7032S AC operating conditions.

| Table 2 | 77. EPM7032\$ External Time | ing Parameter | s (Part | 1 of 2 |) No | ote (1) | | | | | |
|-------------------|--|----------------|---------|--------|-------------|---------|-------|-----|-------|------|------|
| Symbol | Parameter | Conditions | | | | Speed | Grade | | | | Unit |
| | | | - | 5 | - | 6 | - | 7 | -1 | 10 | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns |
| t _{SU} | Global clock setup time | | 2.9 | | 4.0 | | 5.0 | | 7.0 | | ns |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | 0.5 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 3.2 | | 3.5 | | 4.3 | | 5.0 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | | 0.7 | | 0.9 | | 1.1 | | 2.0 | | ns |
| t _{AH} | Array clock hold time | | 1.8 | | 2.1 | | 2.7 | | 3.0 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 5.4 | | 6.6 | | 8.2 | | 10.0 | ns |
| t _{ACH} | Array clock high time | | 2.5 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.5 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (2) | 2.5 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (3) | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{CNT} | Minimum global clock period | | | 5.7 | | 7.0 | | 8.6 | | 10.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (4) | 175.4 | | 142.9 | | 116.3 | | 100.0 | | MHz |
| t _{ACNT} | Minimum array clock period | | | 5.7 | | 7.0 | | 8.6 | | 10.0 | ns |

| Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1) | | | | | | | | | | | |
|--|--|------------|-------|--------------|-------|-------|-------|-----|-------|-----|------|
| Symbol | Parameter | Conditions | | | | Speed | Grade | ! | | | Unit |
| | | | - | -5 -6 -7 -10 | | | | | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| f _{ACNT} | Maximum internal array clock frequency | (4) | 175.4 | | 142.9 | | 116.3 | | 100.0 | | MHz |
| f _{MAX} | Maximum clock frequency | (5) | 250.0 | | 200.0 | | 166.7 | | 125.0 | | MHz |

| Table 2 | 8. EPM7032\$ Internal Tim | ing Parameter | s / | Note (1) | | | | | | | |
|-------------------|-----------------------------------|----------------|------------|----------|-----|-------|-------|-----|-----|-----|------|
| Symbol | Parameter | Conditions | | | | Speed | Grade |) | | | Unit |
| | | | - | 5 | - | 6 | - | 7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | - |
| t _{IN} | Input pad and buffer delay | | | 0.2 | | 0.2 | | 0.3 | | 0.5 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.2 | | 0.2 | | 0.3 | | 0.5 | ns |
| t _{FIN} | Fast input delay | | | 2.2 | | 2.1 | | 2.5 | | 1.0 | ns |
| t _{SEXP} | Shared expander delay | | | 3.1 | | 3.8 | | 4.6 | | 5.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.9 | | 1.1 | | 1.4 | | 0.8 | ns |
| t _{LAD} | Logic array delay | | | 2.6 | | 3.3 | | 4.0 | | 5.0 | ns |
| t _{LAC} | Logic control array delay | | | 2.5 | | 3.3 | | 4.0 | | 5.0 | ns |
| t _{IOE} | Internal output enable delay | | | 0.7 | | 0.8 | | 1.0 | | 2.0 | ns |
| t _{OD1} | Output buffer and pad delay | C1 = 35 pF | | 0.2 | | 0.3 | | 0.4 | | 1.5 | ns |
| t _{OD2} | Output buffer and pad delay | C1 = 35 pF (6) | | 0.7 | | 0.8 | | 0.9 | | 2.0 | ns |
| t _{OD3} | Output buffer and pad delay | C1 = 35 pF | | 5.2 | | 5.3 | | 5.4 | | 5.5 | ns |
| t_{ZX1} | Output buffer enable delay | C1 = 35 pF | | 4.0 | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay | C1 = 35 pF (6) | | 4.5 | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay | C1 = 35 pF | | 9.0 | | 9.0 | | 9.0 | | 9.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 0.8 | | 1.0 | | 1.3 | | 2.0 | | ns |
| t _H | Register hold time | | 1.7 | | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.9 | | 1.8 | | 1.7 | | 3.0 | | ns |
| t _{FH} | Register hold time of fast input | | 0.6 | | 0.7 | | 0.8 | | 0.5 | | ns |
| t _{RD} | Register delay | | | 1.2 | | 1.6 | | 1.9 | | 2.0 | ns |
| t _{COMB} | Combinatorial delay | | | 0.9 | | 1.1 | | 1.4 | | 2.0 | ns |
| t _{IC} | Array clock delay | | | 2.7 | | 3.4 | | 4.2 | | 5.0 | ns |
| t _{EN} | Register enable time | | | 2.6 | | 3.3 | | 4.0 | | 5.0 | ns |
| t _{GLOB} | Global control delay | | | 1.6 | | 1.4 | | 1.7 | | 1.0 | ns |
| t _{PRE} | Register preset time | | | 2.0 | | 2.4 | | 3.0 | | 3.0 | ns |
| t _{CLR} | Register clear time | | | 2.0 | | 2.4 | | 3.0 | | 3.0 | ns |

| Table 28. EPM7032S Internal Timing Parameters Note (1) | | | | | | | | | | | |
|--|-----------------|------------|-------------|------|-----|------|-----|------|-----|------|------|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | Unit |
| | | | -5 -6 | | -7 | | -10 | | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{PIA} | PIA delay | (7) | | 1.1 | | 1.1 | | 1.4 | | 1.0 | ns |
| t_{LPA} | Low-power adder | (8) | | 12.0 | | 10.0 | | 10.0 | | 11.0 | ns |

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Tables 29 and 30 show the EPM7064S AC operating conditions.

| Table 2 | Table 29. EPM7064S External Timing Parameters (Part 1 of 2) Note (1) | | | | | | | | | | | |
|------------------|--|------------|-------------|-----|-----|-----|-----|-----|-----|------|----|--|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | | |
| | | | -5 | | -6 | | -7 | | -10 | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns | |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns | |
| t _{SU} | Global clock setup time | | 2.9 | | 3.6 | | 6.0 | | 7.0 | | ns | |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 2.5 | | 3.0 | | 3.0 | | ns | |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.5 | | 0.5 | | ns | |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 3.2 | | 4.0 | | 4.5 | | 5.0 | ns | |
| t _{CH} | Global clock high time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns | |
| t _{CL} | Global clock low time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns | |
| t _{ASU} | Array clock setup time | | 0.7 | | 0.9 | | 3.0 | | 2.0 | | ns | |
| t _{AH} | Array clock hold time | | 1.8 | | 2.1 | | 2.0 | | 3.0 | | ns | |

| Table 3 | Table 35. EPM7192S External Timing Parameters (Part 2 of 2) Note (1) | | | | | | | | | | |
|-------------------|--|----------------|-------------|-----|-------|------|-------|------|-----|--|--|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
| | | | -7 | | -10 | | -15 | | | | |
| | | | Min | Max | Min | Max | Min | Max | | | |
| t _{AH} | Array clock hold time | | 1.8 | | 3.0 | | 4.0 | | ns | | |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 7.8 | | 10.0 | | 15.0 | ns | | |
| t _{ACH} | Array clock high time | | 3.0 | | 4.0 | | 6.0 | | ns | | |
| t _{ACL} | Array clock low time | | 3.0 | | 4.0 | | 6.0 | | ns | | |
| t _{CPPW} | Minimum pulse width for clear and preset | (2) | 3.0 | | 4.0 | | 6.0 | | ns | | |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (3) | 1.0 | | 1.0 | | 1.0 | | ns | | |
| t _{CNT} | Minimum global clock period | | | 8.0 | | 10.0 | | 13.0 | ns | | |
| f _{CNT} | Maximum internal global clock frequency | (4) | 125.0 | | 100.0 | | 76.9 | | MHz | | |
| t _{ACNT} | Minimum array clock period | | | 8.0 | | 10.0 | | 13.0 | ns | | |
| f _{ACNT} | Maximum internal array clock frequency | (4) | 125.0 | | 100.0 | | 76.9 | | MHz | | |
| f _{MAX} | Maximum clock frequency | (5) | 166.7 | | 125.0 | | 100.0 | | MHz | | |


| Table 3 | Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2) Note (1) | | | | | | | | | | |
|-------------------|--|----------------|-------------|-----|-----|-----|-----|------|----|--|--|
| Symbol | Symbol Parameter | Conditions | Speed Grade | | | | | | | | |
| | | | -7 | | -10 | | -15 | | 1 | | |
| | | | Min | Max | Min | Max | Min | Max | | | |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.5 | | 2.0 | ns | | |
| t _{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.5 | | 2.0 | ns | | |
| t _{FIN} | Fast input delay | | | 3.2 | | 1.0 | | 2.0 | ns | | |
| t _{SEXP} | Shared expander delay | | | 4.2 | | 5.0 | | 8.0 | ns | | |
| t _{PEXP} | Parallel expander delay | | | 1.2 | | 0.8 | | 1.0 | ns | | |
| t_{LAD} | Logic array delay | | | 3.1 | | 5.0 | | 6.0 | ns | | |
| t _{LAC} | Logic control array delay | | | 3.1 | | 5.0 | | 6.0 | ns | | |
| t _{IOE} | Internal output enable delay | | | 0.9 | | 2.0 | | 3.0 | ns | | |
| t _{OD1} | Output buffer and pad delay | C1 = 35 pF | | 0.5 | | 1.5 | | 4.0 | ns | | |
| t _{OD2} | Output buffer and pad delay | C1 = 35 pF (6) | | 1.0 | | 2.0 | | 5.0 | ns | | |
| t _{OD3} | Output buffer and pad delay | C1 = 35 pF | | 5.5 | | 5.5 | | 7.0 | ns | | |
| t_{ZX1} | Output buffer enable delay | C1 = 35 pF | | 4.0 | | 5.0 | | 6.0 | ns | | |
| t _{ZX2} | Output buffer enable delay | C1 = 35 pF (6) | | 4.5 | | 5.5 | | 7.0 | ns | | |
| t _{ZX3} | Output buffer enable delay | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns | | |
| t _{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 5.0 | | 6.0 | ns | | |
| t _{SU} | Register setup time | | 1.1 | | 2.0 | | 4.0 | | ns | | |

Tables 37 and 38 show the EPM7256S AC operating conditions.

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | |
|-------------------|---|--------------------------|-------------|-----|--------|------|--------|------|----------|--|
| Oymboi | i arameter | Conditions | -7 -10 -15 | | | | | | | |
| | | | Min | Max | Min | Max | Min | Max | | |
| 4 | Innut to non variatored output | C4 25 pF | IVIIII | 7.5 | IVIIII | 10.0 | IVIIII | 15.0 | | |
| t _{PD1} | Input to non-registered output I/O input to non-registered output | C1 = 35 pF C1 = 35 pF | | 7.5 | | 10.0 | | 15.0 | ns ns | |
| t _{SU} | Global clock setup time | | 3.9 | | 7.0 | | 11.0 | | ns | |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{FSU} | Global clock setup time of fast input | | 3.0 | | 3.0 | | 3.0 | | ns | |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.5 | | 0.0 | | ns | |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 4.7 | | 5.0 | | 8.0 | ns | |
| t _{CH} | Global clock high time | | 3.0 | | 4.0 | | 5.0 | | ns | |
| t _{CL} | Global clock low time | | 3.0 | | 4.0 | | 5.0 | | ns | |
| t _{ASU} | Array clock setup time | | 0.8 | | 2.0 | | 4.0 | | ns | |
| t _{AH} | Array clock hold time | | 1.9 | | 3.0 | | 4.0 | | ns | |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 7.8 | | 10.0 | | 15.0 | ns | |
| t _{ACH} | Array clock high time | | 3.0 | | 4.0 | | 6.0 | | ns | |
| t _{ACL} | Array clock low time | | 3.0 | | 4.0 | | 6.0 | | ns | |
| t _{CPPW} | Minimum pulse width for clear and preset | (2) | 3.0 | | 4.0 | | 6.0 | | ns | |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (3) | 1.0 | | 1.0 | | 1.0 | | ns | |
| t _{CNT} | Minimum global clock period | | | 7.8 | | 10.0 | | 13.0 | ns | |
| f _{CNT} | Maximum internal global clock frequency | (4) | 128.2 | | 100.0 | | 76.9 | | MHz | |
| t _{ACNT} | Minimum array clock period | | | 7.8 | | 10.0 | | 13.0 | ns | |
| f _{ACNT} | Maximum internal array clock frequency | (4) | 128.2 | | 100.0 | | 76.9 | | MHz | |
| f _{MAX} | Maximum clock frequency | (5) | 166.7 | | 125.0 | | 100.0 | | MHz | |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | |
|-------------------|-----------------------------------|----------------|-------------|------|-----|------|-----|------|----|--|
| | | | -7 | | -10 | | -15 | | | |
| | | | Min | Max | Min | Max | Min | Max | | |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.5 | | 2.0 | ns | |
| t _{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.5 | | 2.0 | ns | |
| t _{FIN} | Fast input delay | | | 3.4 | | 1.0 | | 2.0 | ns | |
| t _{SEXP} | Shared expander delay | | | 3.9 | | 5.0 | | 8.0 | ns | |
| t_{PEXP} | Parallel expander delay | | | 1.1 | | 0.8 | | 1.0 | ns | |
| t_{LAD} | Logic array delay | | | 2.6 | | 5.0 | | 6.0 | ns | |
| t _{LAC} | Logic control array delay | | | 2.6 | | 5.0 | | 6.0 | ns | |
| t _{IOE} | Internal output enable delay | | | 0.8 | | 2.0 | | 3.0 | ns | |
| t _{OD1} | Output buffer and pad delay | C1 = 35 pF | | 0.5 | | 1.5 | | 4.0 | ns | |
| t _{OD2} | Output buffer and pad delay | C1 = 35 pF (6) | | 1.0 | | 2.0 | | 5.0 | ns | |
| t _{OD3} | Output buffer and pad delay | C1 = 35 pF | | 5.5 | | 5.5 | | 8.0 | ns | |
| t _{ZX1} | Output buffer enable delay | C1 = 35 pF | | 4.0 | | 5.0 | | 6.0 | ns | |
| t _{ZX2} | Output buffer enable delay | C1 = 35 pF (6) | | 4.5 | | 5.5 | | 7.0 | ns | |
| t _{ZX3} | Output buffer enable delay | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns | |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 5.0 | | 6.0 | ns | |
| t _{SU} | Register setup time | | 1.1 | | 2.0 | | 4.0 | | ns | |
| t _H | Register hold time | | 1.6 | | 3.0 | | 4.0 | | ns | |
| t _{FSU} | Register setup time of fast input | | 2.4 | | 3.0 | | 2.0 | | ns | |
| t _{FH} | Register hold time of fast input | | 0.6 | | 0.5 | | 1.0 | | ns | |
| t_{RD} | Register delay | | | 1.1 | | 2.0 | | 1.0 | ns | |
| t _{COMB} | Combinatorial delay | | | 1.1 | | 2.0 | | 1.0 | ns | |
| t _{IC} | Array clock delay | | | 2.9 | | 5.0 | | 6.0 | ns | |
| t_{EN} | Register enable time | | | 2.6 | | 5.0 | | 6.0 | ns | |
| t _{GLOB} | Global control delay | | | 2.8 | | 1.0 | | 1.0 | ns | |
| t _{PRE} | Register preset time | | | 2.7 | | 3.0 | | 4.0 | ns | |
| t _{CLR} | Register clear time | | | 2.7 | | 3.0 | | 4.0 | ns | |
| t _{PIA} | PIA delay | (7) | | 3.0 | | 1.0 | | 2.0 | ns | |
| t _{LPA} | Low-power adder | (8) | | 10.0 | İ | 11.0 | | 13.0 | ns | |

Figure 15. I_{CC} vs. Frequency for MAX 7000S Devices (Part 2 of 2)




Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 19. 100-Pin Package Pin-Out Diagram

Package outline not drawn to scale.








Figure 20. 160-Pin Package Pin-Out Diagram

Package outline not drawn to scale.







101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

I.S. EN ISO 9001