

Welcome to E-XFL.COM

### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

### Details

Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	36
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7064li44-15

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4.

Feature	EPM7032 EPM7064 EPM7096	All MAX 7000E Devices	All MAX 7000S Devices
ISP via JTAG interface			$\checkmark$
JTAG BST circuitry			✓(1)
Open-drain output option			$\checkmark$
Fast input registers		~	$\checkmark$
Six global output enables		~	$\checkmark$
Two global clocks		~	$\checkmark$
Slew-rate control		~	$\checkmark$
MultiVolt interface (2)	$\checkmark$	~	$\checkmark$
Programmable register	$\checkmark$	~	$\checkmark$
Parallel expanders	$\checkmark$	~	$\checkmark$
Shared expanders	$\checkmark$	~	$\checkmark$
Power-saving mode	$\checkmark$	~	$\checkmark$
Security bit	$\checkmark$	~	$\checkmark$
PCI-compliant devices available	$\checkmark$	$\checkmark$	$\checkmark$

Notes:

(1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.

(2) The MultiVolt I/O interface is not available in 44-pin packages.

Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.




Figure 2. MAX 7000E & MAX 7000S Device Block Diagram

## **Logic Array Blocks**

The MAX 7000 device architecture is based on the linking of highperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells. Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.

All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.


## **Expander Product Terms**

Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

#### Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay ( $t_{SEXP}$ ) is incurred when shareable expanders are used. Figure 5 shows how shareable expanders can feed multiple macrocells.

#### Figure 5. Shareable Expanders



Shareable expanders can be shared by any or all macrocells in an LAB.

### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

# Programmable Speed/Power Control

MAX 7000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000 device for either high-speed (i.e., with the Turbo Bit<sup>TM</sup> option turned on) or low-power (i.e., with the Turbo Bit option turned off) operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder ( $t_{LPA}$ ) for the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ , and  $t_{SEXP}$ ,  $\mathbf{t}_{ACL}$ , and  $\mathbf{t}_{CPPW}$  parameters.

Output Configuration

MAX 7000 device outputs can be programmed to meet a variety of system-level requirements.

# MultiVolt I/O Interface

MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with systems that have differing supply voltages. The 5.0-V devices in all packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V V<sub>CCINT</sub> level, input voltage thresholds are at TTL levels, and are therefore compatible with both 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V supply, the output levels are compatible with 5.0-V systems. When V<sub>CCIO</sub> is connected to a 3.3-V supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels lower than 4.75 V incur a nominally greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

# Open-Drain Output Option (MAX 7000S Devices Only)

MAX 7000S devices provide an optional open-drain (functionally equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

By using an external 5.0-V pull-up resistor, output pins on MAX 7000S devices can be set to meet 5.0-V CMOS input voltages. When  $V_{CCIO}$  is 3.3 V, setting the open drain option will turn off the output pull-up transistor, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages. When  $V_{CCIO}$  is 5.0 V, setting the output drain option is not necessary because the pull-up transistor will already turn off when the pin exceeds approximately 3.8 V, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages.

# **Slew-Rate Control**

The output buffer for each MAX 7000E and MAX 7000S I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the Turbo Bit is turned off, the slew rate is set for low noise performance. For MAX 7000S devices, each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis.

MAX 7000 devices can be programmed on Windows-based PCs with the Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs a continuity check to ensure adequate electrical contact between the adapter and the device.

For more information, see the *Altera Programming Hardware Data Sheet*.

The Altera development system can use text- or waveform-format test vectors created with the Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional behavior of a MAX 7000 device with the results of simulation. Moreover, Data I/O, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.



For more information, see the Programming Hardware Manufacturers.


# Programming with External Hardware

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 9. MAX 7000 J	TAG Instructions	5
JTAG Instruction	Devices	Description
SAMPLE/PRELOAD	EPM7128S	Allows a snapshot of signals at the device pins to be captured and
	EPM7160S	examined during normal device operation, and permits an initial data
	EPM7192S	pattern output at the device pins.
	EPM7256S	
EXTEST	EPM7128S	Allows the external circuitry and board-level interconnections to be
	EPM7160S	tested by forcing a test pattern at the output pins and capturing test
	EPM7192S	results at the input pins.
	EPM7256S	
BYPASS	EPM7032S	Places the 1-bit bypass register between the TDI and TDO pins, which
	EPM7064S	allows the BST data to pass synchronously through a selected device
	EPM7128S	to adjacent devices during normal device operation.
	EPM7160S	
	EPM7192S	
	EPM7256S	
IDCODE	EPM7032S	Selects the IDCODE register and places it between TDI and TDO,
	EPM7064S	allowing the IDCODE to be serially shifted out of TDO.
	EPM7128S	
	EPM7160S	
	EPM7192S	
	EPM7256S	
ISP Instructions	EPM7032S	These instructions are used when programming MAX 7000S devices
	EPM7064S	via the JTAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster
	EPM7128S	download cable, or using a Jam File ( <b>.jam</b> ), Jam Byte-Code file ( <b>.jbc</b> ),
	EPM7160S	or Serial Vector Format file (.svf) via an embedded processor or test
	EPM7192S	equipment.
	EPM7256S	

Figure 12. MAX 7000 Timing Model



#### Notes:

- (1) Only available in MAX 7000E and MAX 7000S devices.
- (2) Not available in 44-pin devices.

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 13 shows the internal timing relationship of internal and external delay parameters.



For more infomration, see *Application Note 94* (Understanding MAX 7000 *Timing*).

Symbol	Parameter	Conditions		Speed	Grade		Unit
			MAX 700	0E (-10P)		00 (-10) Doe (-10)	
			Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.5		1.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.5		1.0	ns
t <sub>FIN</sub>	Fast input delay	(2)		1.0		1.0	ns
t <sub>SEXP</sub>	Shared expander delay			5.0		5.0	ns
t <sub>PEXP</sub>	Parallel expander delay			0.8		0.8	ns
t <sub>LAD</sub>	Logic array delay			5.0		5.0	ns
t <sub>LAC</sub>	Logic control array delay			5.0		5.0	ns
t <sub>IOE</sub>	Internal output enable delay	(2)		2.0		2.0	ns
t <sub>OD1</sub>	Output buffer and pad delay Slow slew rate = off V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		1.5		2.0	ns
t <sub>OD2</sub>	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		2.0		2.5	ns
t <sub>OD3</sub>	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		5.5		6.0	ns
t <sub>ZX1</sub>	Output buffer enable delay Slow slew rate = off V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		5.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		5.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay Slow slew rate = on V <sub>CCIO</sub> = 5.0 V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		5.0		5.0	ns
t <sub>SU</sub>	Register setup time		2.0		3.0		ns
t <sub>H</sub>	Register hold time		3.0		3.0		ns
t <sub>FSU</sub>	Register setup time of fast input	(2)	3.0		3.0		ns
t <sub>FH</sub>	Register hold time of fast input	(2)	0.5		0.5		ns
t <sub>RD</sub>	Register delay			2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			5.0		5.0	ns
t <sub>EN</sub>	Register enable time			5.0		5.0	ns
t <sub>GLOB</sub>	Global control delay			1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			3.0		3.0	ns
t <sub>CLR</sub>	Register clear time			3.0		3.0	ns
t <sub>PIA</sub>	PIA delay			1.0		1.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		11.0		11.0	ns

Table 2	7. EPM7032S External Timi	ing Parameter	s (Part	2 of 2	) No	ote (1)					
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	-6		-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>ACNT</sub>	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	-	6	-	7	-	10	
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t <sub>FIN</sub>	Fast input delay			2.2		2.1		2.5		1.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.1		3.8		4.6		5.0	ns
t <sub>PEXP</sub>	Parallel expander delay			0.9		1.1		1.4		0.8	ns
t <sub>LAD</sub>	Logic array delay			2.6		3.3		4.0		5.0	ns
t <sub>LAC</sub>	Logic control array delay			2.5		3.3		4.0		5.0	ns
t <sub>IOE</sub>	Internal output enable delay			0.7		0.8		1.0		2.0	ns
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		0.8		1.0		1.3		2.0		ns
t <sub>H</sub>	Register hold time		1.7		2.0		2.5		3.0		ns
t <sub>FSU</sub>	Register setup time of fast input		1.9		1.8		1.7		3.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.7		0.8		0.5		ns
t <sub>RD</sub>	Register delay			1.2		1.6		1.9		2.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.9		1.1		1.4		2.0	ns
t <sub>IC</sub>	Array clock delay			2.7		3.4		4.2		5.0	ns
t <sub>EN</sub>	Register enable time			2.6		3.3		4.0		5.0	ns
t <sub>GLOB</sub>	Global control delay			1.6		1.4		1.7		1.0	ns
t <sub>PRE</sub>	Register preset time			2.0		2.4		3.0		3.0	ns
t <sub>CLR</sub>	Register clear time			2.0		2.4		3.0		3.0	ns

Table 2	8. EPM7032S Internal T	iming Parameter	rs A	lote (1)							
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	-5 ·			-6 -		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PIA</sub>	PIA delay	(7)		1.1		1.1		1.4		1.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		12.0		10.0		10.0		11.0	ns

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

#### Tables 29 and 30 show the EPM7064S AC operating conditions.

Symbol	Parameter	Conditions	Speed Grade									
			-5		-	6	-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns	
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns	
t <sub>SU</sub>	Global clock setup time		2.9		3.6		6.0		7.0		ns	
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		0.0		ns	
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns	
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns	
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		3.2		4.0		4.5		5.0	ns	
t <sub>CH</sub>	Global clock high time		2.0		2.5		3.0		4.0		ns	
t <sub>CL</sub>	Global clock low time		2.0		2.5		3.0		4.0		ns	
t <sub>ASU</sub>	Array clock setup time		0.7		0.9		3.0		2.0		ns	
t <sub>AH</sub>	Array clock hold time		1.8		2.1		2.0		3.0		ns	

Table 3	0. EPM7064S Internal Tir	ning Parameters	s (Part à	2 of 2)	No	te (1)					
Symbol	Parameter	Conditions	Speed Grade								
			-	-5		6	-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>FSU</sub>	Register setup time of fast input		1.9		1.8		3.0		3.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.7		0.5		0.5		ns
t <sub>RD</sub>	Register delay			1.2		1.6		1.0		2.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.9		1.0		1.0		2.0	ns
t <sub>IC</sub>	Array clock delay			2.7		3.3		3.0		5.0	ns
t <sub>EN</sub>	Register enable time			2.6		3.2		3.0		5.0	ns
t <sub>GLOB</sub>	Global control delay			1.6		1.9		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.0		2.4		2.0		3.0	ns
t <sub>CLR</sub>	Register clear time			2.0		2.4		2.0		3.0	ns
t <sub>PIA</sub>	PIA delay	(7)		1.1		1.3		1.0		1.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		12.0		11.0		10.0		11.0	ns

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter (2) must be added to this minimum width if the clear or reset signal incorporates the  $t_{IAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- The  $f_{MAX}$  values represent the highest frequency for pipelined data. (5)
- Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use. (6)
- For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, (7) these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells (8) running in the low-power mode.

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

#### Tables 33 and 34 show the EPM7160S AC operating conditions.

Symbol	Parameter	Conditions				Speed	Grade	1			Unit
			-	6	-	7	-1	0	-1	15	
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t <sub>SU</sub>	Global clock setup time		3.4		4.2		7.0		11.0		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.5		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		3.9		4.8		5		8	ns
t <sub>CH</sub>	Global clock high time		3.0		3.0		4.0		5.0		ns
t <sub>CL</sub>	Global clock low time		3.0		3.0		4.0		5.0		ns
t <sub>ASU</sub>	Array clock setup time		0.9		1.1		2.0		4.0		ns
t <sub>AH</sub>	Array clock hold time		1.7		2.1		3.0		4.0		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		6.4		7.9		10.0		15.0	ns
t <sub>ACH</sub>	Array clock high time		3.0		3.0		4.0		6.0		ns
t <sub>ACL</sub>	Array clock low time		3.0		3.0		4.0		6.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(2)	2.5		3.0		4.0		6.0		ns
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t <sub>CNT</sub>	Minimum global clock period			6.7		8.2		10.0		13.0	ns
f <sub>сnт</sub>	Maximum internal global clock frequency	(4)	149.3		122.0		100.0		76.9		MHz

**Altera Corporation** 

Table 3	3. EPM7160S External Time	ing Parameters	(Part 2	2 of 2)	No	nte (1)					
Symbol	Parameter	Conditions				Speed	Grade	)			Unit
			-	6	-	7	-1	0	-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>ACNT</sub>	Minimum array clock period			6.7		8.2		10.0		13.0	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(4)	149.3		122.0		100.0		76.9		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	6	-	7	-1	0	-	15	
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.2		0.3		0.5		2.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.2		0.3		0.5		2.0	ns
t <sub>FIN</sub>	Fast input delay			2.6		3.2		1.0		2.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.6		4.3		5.0		8.0	ns
t <sub>PEXP</sub>	Parallel expander delay			1.0		1.3		0.8		1.0	ns
t <sub>LAD</sub>	Logic array delay			2.8		3.4		5.0		6.0	ns
t <sub>LAC</sub>	Logic control array delay			2.8		3.4		5.0		6.0	ns
t <sub>IOE</sub>	Internal output enable delay			0.7		0.9		2.0		3.0	ns
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.4		0.5		1.5		4.0	ns
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		0.9		1.0		2.0		5.0	ns
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.4		5.5		5.5		8.0	ns
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns
t <sub>SU</sub>	Register setup time		1.0		1.2		2.0		4.0		ns
t <sub>H</sub>	Register hold time		1.6		2.0		3.0		4.0		ns
t <sub>FSU</sub>	Register setup time of fast input		1.9		2.2		3.0		2.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.8		0.5		1.0		ns
t <sub>RD</sub>	Register delay			1.3		1.6		2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			1.0		1.3		2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			2.9		3.5		5.0		6.0	ns
t <sub>EN</sub>	Register enable time			2.8		3.4		5.0		6.0	ns
t <sub>GLOB</sub>	Global control delay			2.0		2.4		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.4		3.0		3.0		4.0	ns

Г

-

Table 3	4. EPM7160S Internal 1	<i>Timing Parameters</i>	s (Part )	2 of 2)	No	te (1)					
Symbol	Parameter	Conditions	Speed Grade					Uni			
			-	6	-	7	-1	10		15	
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>CLR</sub>	Register clear time			2.4		3.0		3.0		4.0	ns
t <sub>PIA</sub>	PIA delay	(7)		1.6		2.0		1.0		2.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more (1)information on switching waveforms.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter (2)must be added to this minimum width if the clear or reset signal incorporates the  $t_{IAD}$  parameter into the signal path.

This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This (3) parameter applies for both global and array clocking.

These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB. (4)

- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use. (6)

For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, (7)these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.


(8)The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$  and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.


### Tables 35 and 36 show the EPM7192S AC operating conditions.

Table 3	ble 35. EPM7192S External Timing Parameters (Part 1 of 2) Note (1) bol Parameter Conditions Speed Grade Unit									
Symbol	Parameter	Conditions	Speed Grade							
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns	
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns	
t <sub>SU</sub>	Global clock setup time		4.1		7.0		11.0		ns	
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		ns	
t <sub>FSU</sub>	Global clock setup time of fast input		3.0		3.0		3.0		ns	
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.5		0.0		ns	
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns	
t <sub>CH</sub>	Global clock high time		3.0		4.0		5.0		ns	
t <sub>CL</sub>	Global clock low time		3.0		4.0		5.0		ns	
t <sub>ASU</sub>	Array clock setup time		1.0		2.0		4.0		ns	

Table 39. MAX 7000 I <sub>CC</sub> Equation Constants							
Device	A	В	C				
EPM7032	1.87	0.52	0.144				
EPM7064	1.63	0.74	0.144				
EPM7096	1.63	0.74	0.144				
EPM7128E	1.17	0.54	0.096				
EPM7160E	1.17	0.54	0.096				
EPM7192E	1.17	0.54	0.096				
EPM7256E	1.17	0.54	0.096				
EPM7032S	0.93	0.40	0.040				
EPM7064S	0.93	0.40	0.040				
EPM7128S	0.93	0.40	0.040				
EPM7160S	0.93	0.40	0.040				
EPM7192S	0.93	0.40	0.040				
EPM7256S	0.93	0.40	0.040				

This calculation provides an  $I_{CC}$  estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual  $I_{CC}$  values should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions. Figure 15 shows typical supply current versus frequency for MAX 7000S devices.





## Figure 15. I<sub>CC</sub> vs. Frequency for MAX 7000S Devices (Part 2 of 2)

# Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.





101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability

arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation