# E·XFL

#### Intel - EPM7064QC100-15 Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

**Applications of Embedded - CPLDs** 

#### Details

2014.10	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	68
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7064qc100-15


Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. MAX	7000S Device I	Features				
Feature	EPM7032S	EPM7064S	EPM7128S	EPM7160S	EPM7192S	EPM7256S
Usable gates	600	1,250	2,500	3,200	3,750	5,000
Macrocells	32	64	128	160	192	256
Logic array blocks	2	4	8	10	12	16
Maximum user I/O pins	36	68	100	104	124	164
t <sub>PD</sub> (ns)	5	5	6	6	7.5	7.5
t <sub>SU</sub> (ns)	2.9	2.9	3.4	3.4	4.1	3.9
t <sub>FSU</sub> (ns)	2.5	2.5	2.5	2.5	3	3
t <sub>CO1</sub> (ns)	3.2	3.2	4	3.9	4.7	4.7
f <sub>CNT</sub> (MHz)	175.4	175.4	147.1	149.3	125.0	128.2

### ...and More Features

- Open-drain output option in MAX 7000S devices
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
- Programmable security bit for protection of proprietary designs
- 3.3-V or 5.0-V operation
  - MultiVolt<sup>TM</sup> I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages)
  - Pin compatible with low-voltage MAX 7000A and MAX 7000B devices
- Enhanced features available in MAX 7000E and MAX 7000S devices
  - Six pin- or logic-driven output enable signals
  - Two global clock signals with optional inversion
  - Enhanced interconnect resources for improved routability
  - Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
  - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations





Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization. Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.


All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

#### **Expander Product Terms**

Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

#### Programmable Interconnect Array

Logic is routed between LABs via the programmable interconnect array (PIA). This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000 dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 7 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA has a fixed delay. The PIA thus eliminates skew between signals and makes timing performance easy to predict.

#### I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or  $V_{CC}$ . Figure 8 shows the I/O control block for the MAX 7000 family. The I/O control block of EPM7032, EPM7064, and EPM7096 devices has two global output enable signals that are driven by two dedicated active-low output enable pins (OE1 and OE2). The I/O control block of MAX 7000E and MAX 7000S devices has six global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.



For more information on using the Jam language, refer to AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

#### **Programming Sequence**

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000S device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. *Enter ISP*. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase.* Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program*. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. *Verify.* Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. *Exit ISP*. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

The programming times described in Tables 6 through 8 are associated

Device	Progra	mming	Stand-Alone	Verification
	t <sub>PPULSE</sub> (s)	Cycle <sub>PTCK</sub>	t <sub>VPULSE</sub> (s)	Cycle <sub>VTCK</sub>
EPM7032S	4.02	342,000	0.03	200,000
EPM7064S	4.50	504,000	0.03	308,000
EPM7128S	5.11	832,000	0.03	528,000
EPM7160S	5.35	1,001,000	0.03	640,000
EPM7192S	5.71	1,192,000	0.03	764,000
EPM7256S	6.43	1,603,000	0.03	1,024,000

with the worst-case method using the enhanced ISP algorithm.

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

Device		f <sub>TCK</sub>											
	10 MHz	0 MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz											
EPM7032S	4.06	4.09	4.19	4.36	4.71	5.73	7.44	10.86	s				
EPM7064S	4.55	4.60	4.76	5.01	5.51	7.02	9.54	14.58	S				
EPM7128S	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S				
EPM7160S	5.45	5.55	5.85	6.35	7.35	10.35	15.36	25.37	S				
EPM7192S	5.83	5.95	6.30	6.90	8.09	11.67	17.63	29.55	S				
EPM7256S	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S				

Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies

	1								1
Device				f	тск				Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032S	0.05	0.07	0.13	0.23	0.43	1.03	2.03	4.03	S
EPM7064S	0.06	0.09	0.18	0.34	0.64	1.57	3.11	6.19	S
EPM7128S	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	S
EPM7160S	0.09	0.16	0.35	0.67	1.31	3.23	6.43	12.83	S
EPM7192S	0.11	0.18	0.41	0.79	1.56	3.85	7.67	15.31	S
EPM7256S	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	S

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.


Table 9. MAX 7000 J	TAG Instructions	5
JTAG Instruction	Devices	Description
SAMPLE/PRELOAD	EPM7128S	Allows a snapshot of signals at the device pins to be captured and
	EPM7160S	examined during normal device operation, and permits an initial data
	EPM7192S	pattern output at the device pins.
	EPM7256S	
EXTEST	EPM7128S	Allows the external circuitry and board-level interconnections to be
	EPM7160S	tested by forcing a test pattern at the output pins and capturing test
	EPM7192S	results at the input pins.
	EPM7256S	
BYPASS	EPM7032S	Places the 1-bit bypass register between the TDI and TDO pins, which
	EPM7064S	allows the BST data to pass synchronously through a selected device
	EPM7128S	to adjacent devices during normal device operation.
	EPM7160S	
	EPM7192S	
	EPM7256S	
IDCODE	EPM7032S	Selects the IDCODE register and places it between TDI and TDO,
	EPM7064S	allowing the IDCODE to be serially shifted out of TDO.
	EPM7128S	
	EPM7160S	
	EPM7192S	
	EPM7256S	
ISP Instructions	EPM7032S	These instructions are used when programming MAX 7000S devices
	EPM7064S	via the JTAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster
	EPM7128S	download cable, or using a Jam File ( <b>.jam</b> ), Jam Byte-Code file ( <b>.jbc</b> ),
	EPM7160S	or Serial Vector Format file (.svf) via an embedded processor or test
	EPM7192S	equipment.
	EPM7256S	

# **Design Security** All MAX 7000 devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

## **Generic Testing**

Each MAX 7000 device is functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 10. Test patterns can be used and then erased during early stages of the production flow.

#### Figure 10. MAX 7000 AC Test Conditions



# QFP Carrier & Development Socket


MAX 7000 and MAX 7000E devices in QFP packages with 100 or more pins are shipped in special plastic carriers to protect the QFP leads. The carrier is used with a prototype development socket and special programming hardware available from Altera. This carrier technology makes it possible to program, test, erase, and reprogram a device without exposing the leads to mechanical stress.



For detailed information and carrier dimensions, refer to the *QFP Carrier* & *Development Socket Data Sheet*.

MAX 7000S devices are not shipped in carriers.

#### Figure 13. Switching Waveforms



Symbol	Parameter	Conditions	Speed	Grade -6	Speed (	Grade -7	Unit
			Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.4		0.5	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.4		0.5	ns
t <sub>FIN</sub>	Fast input delay	(2)		0.8		1.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.5		4.0	ns
t <sub>PEXP</sub>	Parallel expander delay			0.8		0.8	ns
t <sub>LAD</sub>	Logic array delay			2.0		3.0	ns
t <sub>LAC</sub>	Logic control array delay			2.0		3.0	ns
t <sub>IOE</sub>	Internal output enable delay	(2)				2.0	ns
t <sub>OD1</sub>	Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 5.0 V$	C1 = 35 pF		2.0		2.0	ns
t <sub>OD2</sub>	Output buffer and pad delay Slow slew rate = off, $V_{CCIO}$ = 3.3 V	C1 = 35 pF (7)		2.5		2.5	ns
t <sub>OD3</sub>	Output buffer and pad delay Slow slew rate = on, $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		7.0		7.0	ns
t <sub>ZX1</sub>	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 5.0 V$	C1 = 35 pF		4.0		4.0	ns
t <sub>ZX2</sub>	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF (7)		4.5		4.5	ns
t <sub>ZX3</sub>	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		9.0		9.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0	ns
t <sub>SU</sub>	Register setup time		3.0		3.0		ns
t <sub>H</sub>	Register hold time		1.5		2.0		ns
t <sub>FSU</sub>	Register setup time of fast input	(2)	2.5		3.0		ns
t <sub>FH</sub>	Register hold time of fast input	(2)	0.5		0.5		ns
t <sub>RD</sub>	Register delay			0.8		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.8		1.0	ns
t <sub>IC</sub>	Array clock delay			2.5		3.0	ns
t <sub>EN</sub>	Register enable time			2.0		3.0	ns
t <sub>GLOB</sub>	Global control delay			0.8		1.0	ns
t <sub>PRE</sub>	Register preset time			2.0		2.0	ns
t <sub>CLR</sub>	Register clear time			2.0		2.0	ns
t <sub>PIA</sub>	PIA delay			0.8		1.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		10.0		10.0	ns

Table 2	23. MAX 7000 & MAX 7000E Ext	ernal Timing Param	eters Note	e (1)			
Symbol	Parameter	Conditions		Speed	Grade		Unit
			MAX 700	0E (-12P)		00 (-12) Doe (-12)	
			Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		12.0		12.0	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		12.0		12.0	ns
t <sub>SU</sub>	Global clock setup time		7.0		10.0		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input	(2)	3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input	(2)	0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		6.0		6.0	ns
t <sub>CH</sub>	Global clock high time		4.0		4.0		ns
t <sub>CL</sub>	Global clock low time		4.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time		3.0		4.0		ns
t <sub>AH</sub>	Array clock hold time		4.0		4.0		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		12.0		12.0	ns
t <sub>ACH</sub>	Array clock high time		5.0		5.0		ns
t <sub>ACL</sub>	Array clock low time		5.0		5.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	5.0		5.0		ns
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t <sub>CNT</sub>	Minimum global clock period			11.0		11.0	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(5)	90.9		90.9		MHz
t <sub>ACNT</sub>	Minimum array clock period			11.0		11.0	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(5)	90.9		90.9		MHz
f <sub>MAX</sub>	Maximum clock frequency	(6)	125.0		125.0		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	15	-1	5T	-2	20	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			2.0		2.0		3.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			2.0		2.0		3.0	ns
t <sub>FIN</sub>	Fast input delay	(2)		2.0		-		4.0	ns
t <sub>SEXP</sub>	Shared expander delay			8.0		10.0		9.0	ns
t <sub>PEXP</sub>	Parallel expander delay			1.0		1.0		2.0	ns
t <sub>LAD</sub>	Logic array delay			6.0		6.0		8.0	ns
tLAC	Logic control array delay			6.0		6.0		8.0	ns
t <sub>IOE</sub>	Internal output enable delay	(2)		3.0		-		4.0	ns
t <sub>OD1</sub>	Output buffer and pad delay Slow slew rate = off V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>OD2</sub>	Output buffer and pad delay Slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (7)		5.0		-		6.0	ns
t <sub>OD3</sub>	Output buffer and pad delay Slow slew rate = on V <sub>CCIO</sub> = 5.0 V or 3.3 V	C1 = 35 pF (2)		8.0		-		9.0	ns
t <sub>ZX1</sub>	Output buffer enable delay Slow slew rate = off V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		6.0		6.0		10.0	ns
t <sub>ZX2</sub>	Output buffer enable delay Slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (7)		7.0		-		11.0	ns
t <sub>ZX3</sub>	Output buffer enable delay Slow slew rate = on V <sub>CCIO</sub> = 5.0 V or 3.3 V	C1 = 35 pF (2)		10.0		-		14.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		6.0		6.0		10.0	ns
t <sub>SU</sub>	Register setup time		4.0		4.0		4.0		ns
t <sub>H</sub>	Register hold time		4.0		4.0		5.0		ns
t <sub>FSU</sub>	Register setup time of fast input	(2)	2.0		-		4.0		ns
t <sub>FH</sub>	Register hold time of fast input	(2)	2.0		-		3.0		ns
t <sub>RD</sub>	Register delay			1.0		1.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			1.0		1.0		1.0	ns
t <sub>IC</sub>	Array clock delay			6.0		6.0		8.0	ns
t <sub>EN</sub>	Register enable time			6.0		6.0		8.0	ns
t <sub>GLOB</sub>	Global control delay			1.0		1.0		3.0	ns
t <sub>PRE</sub>	Register preset time			4.0		4.0		4.0	ns
t <sub>CLR</sub>	Register clear time			4.0		4.0		4.0	ns
t <sub>PIA</sub>	PIA delay			2.0		2.0		3.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		13.0		15.0		15.0	ns

Table 2	Table 27. EPM7032S External Timing Parameters (Part 2 of 2)   Note (1)										
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	-5 -6 -7 -10						0	
			Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>ACNT</sub>	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Symbol	Parameter	Conditions	Speed Grade									
			-	5	-	6	-	7	-	10		
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>IN</sub>	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
t <sub>IO</sub>	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
t <sub>FIN</sub>	Fast input delay			2.2		2.1		2.5		1.0	ns	
t <sub>SEXP</sub>	Shared expander delay			3.1		3.8		4.6		5.0	ns	
t <sub>PEXP</sub>	Parallel expander delay			0.9		1.1		1.4		0.8	ns	
t <sub>LAD</sub>	Logic array delay			2.6		3.3		4.0		5.0	ns	
t <sub>LAC</sub>	Logic control array delay			2.5		3.3		4.0		5.0	ns	
t <sub>IOE</sub>	Internal output enable delay			0.7		0.8		1.0		2.0	ns	
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns	
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns	
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns	
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
t <sub>SU</sub>	Register setup time		0.8		1.0		1.3		2.0		ns	
t <sub>H</sub>	Register hold time		1.7		2.0		2.5		3.0		ns	
t <sub>FSU</sub>	Register setup time of fast input		1.9		1.8		1.7		3.0		ns	
t <sub>FH</sub>	Register hold time of fast input		0.6		0.7		0.8		0.5		ns	
t <sub>RD</sub>	Register delay			1.2		1.6		1.9		2.0	ns	
t <sub>COMB</sub>	Combinatorial delay			0.9		1.1		1.4		2.0	ns	
t <sub>IC</sub>	Array clock delay			2.7		3.4		4.2		5.0	ns	
t <sub>EN</sub>	Register enable time			2.6		3.3		4.0		5.0	ns	
t <sub>GLOB</sub>	Global control delay			1.6		1.4		1.7		1.0	ns	
t <sub>PRE</sub>	Register preset time			2.0		2.4		3.0		3.0	ns	
t <sub>CLR</sub>	Register clear time			2.0		2.4		3.0		3.0	ns	

Table 2	Table 28. EPM7032S Internal Timing Parameters Note (1)											
Symbol	Parameter	Conditions				Speed	Grade				Unit	
			-	-5 -6 -7 -10								
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>PIA</sub>	PIA delay	(7)		1.1		1.1		1.4		1.0	ns	
t <sub>LPA</sub>	Low-power adder	(8)		12.0		10.0		10.0		11.0	ns	

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

#### Tables 29 and 30 show the EPM7064S AC operating conditions.

Symbol	Parameter	Conditions				Speed	Grade	)			Unit
			-5		-6		-7		-10		1
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t <sub>SU</sub>	Global clock setup time		2.9		3.6		6.0		7.0		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		3.2		4.0		4.5		5.0	ns
t <sub>CH</sub>	Global clock high time		2.0		2.5		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		2.5		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time		0.7		0.9		3.0		2.0		ns
t <sub>AH</sub>	Array clock hold time		1.8		2.1		2.0		3.0		ns

Table 33. EPM7160S External Timing Parameters (Part 2 of 2)   Note (1)											
Symbol	Parameter	Conditions	Speed Grade								Unit
			-6		-	7	-10		-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>ACNT</sub>	Minimum array clock period			6.7		8.2		10.0		13.0	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(4)	149.3		122.0		100.0		76.9		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz

Symbol	Parameter	Conditions	Speed Grade									
			-6		6 -7		-10		-15		1	
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>IN</sub>	Input pad and buffer delay			0.2		0.3		0.5		2.0	ns	
t <sub>IO</sub>	I/O input pad and buffer delay			0.2		0.3		0.5		2.0	ns	
t <sub>FIN</sub>	Fast input delay			2.6		3.2		1.0		2.0	ns	
t <sub>SEXP</sub>	Shared expander delay			3.6		4.3		5.0		8.0	ns	
t <sub>PEXP</sub>	Parallel expander delay			1.0		1.3		0.8		1.0	ns	
t <sub>LAD</sub>	Logic array delay			2.8		3.4		5.0		6.0	ns	
t <sub>LAC</sub>	Logic control array delay			2.8		3.4		5.0		6.0	ns	
t <sub>IOE</sub>	Internal output enable delay			0.7		0.9		2.0		3.0	ns	
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.4		0.5		1.5		4.0	ns	
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		0.9		1.0		2.0		5.0	ns	
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.4		5.5		5.5		8.0	ns	
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns	
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns	
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns	
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns	
t <sub>SU</sub>	Register setup time		1.0		1.2		2.0		4.0		ns	
t <sub>H</sub>	Register hold time		1.6		2.0		3.0		4.0		ns	
t <sub>FSU</sub>	Register setup time of fast input		1.9		2.2		3.0		2.0		ns	
t <sub>FH</sub>	Register hold time of fast input		0.6		0.8		0.5		1.0		ns	
t <sub>RD</sub>	Register delay			1.3		1.6		2.0		1.0	ns	
t <sub>COMB</sub>	Combinatorial delay			1.0		1.3		2.0		1.0	ns	
t <sub>IC</sub>	Array clock delay			2.9		3.5		5.0		6.0	ns	
t <sub>EN</sub>	Register enable time			2.8		3.4		5.0		6.0	ns	
t <sub>GLOB</sub>	Global control delay			2.0		2.4		1.0		1.0	ns	
t <sub>PRE</sub>	Register preset time			2.4		3.0		3.0		4.0	ns	

Г

-

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-7		-10		-15		1
			Min	Мах	Min	Max	Min	Max	
t <sub>AH</sub>	Array clock hold time		1.8		3.0		4.0		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns
t <sub>ACH</sub>	Array clock high time		3.0		4.0		6.0		ns
t <sub>ACL</sub>	Array clock low time		3.0		4.0		6.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns
t <sub>CNT</sub>	Minimum global clock period			8.0		10.0		13.0	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(4)	125.0		100.0		76.9		MHz
t <sub>ACNT</sub>	Minimum array clock period			8.0		10.0		13.0	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz


\_\_\_\_\_

Table 3	Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2)   Note (1)											
Symbol	Parameter	Conditions			Unit							
			-	-7		-10		15				
			Min	Max	Min	Max	Min	Max				
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.5		2.0	ns			
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.5		2.0	ns			
t <sub>FIN</sub>	Fast input delay			3.2		1.0		2.0	ns			
t <sub>SEXP</sub>	Shared expander delay			4.2		5.0		8.0	ns			
t <sub>PEXP</sub>	Parallel expander delay			1.2		0.8		1.0	ns			
t <sub>LAD</sub>	Logic array delay			3.1		5.0		6.0	ns			
t <sub>LAC</sub>	Logic control array delay			3.1		5.0		6.0	ns			
t <sub>IOE</sub>	Internal output enable delay			0.9		2.0		3.0	ns			
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns			
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns			
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		7.0	ns			
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns			
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns			
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns			
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns			
t <sub>SU</sub>	Register setup time		1.1		2.0		4.0		ns			

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-7		-10		-15		1
			Min	Max	Min	Max	Min	Max	1
t <sub>H</sub>	Register hold time		1.7		3.0		4.0		ns
t <sub>FSU</sub>	Register setup time of fast input		2.3		3.0		2.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.7		0.5		1.0		ns
t <sub>RD</sub>	Register delay			1.4		2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			1.2		2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			3.2		5.0		6.0	ns
t <sub>EN</sub>	Register enable time			3.1		5.0		6.0	ns
t <sub>GLOB</sub>	Global control delay			2.5		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.7		3.0		4.0	ns
t <sub>CLR</sub>	Register clear time			2.7		3.0		4.0	ns
t <sub>PIA</sub>	PIA delay	(7)		2.4		1.0		2.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		10.0		11.0		13.0	ns

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.




#### Figure 15. I<sub>CC</sub> vs. Frequency for MAX 7000S Devices (Part 2 of 2)

# Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

#### Figure 17. 68-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




#### Notes:

- The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

#### Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



84-Pin PLCC

Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.