

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 4.75V ~ 5.25V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | 1250 |
| Number of I/O | 36 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm7064slc44-10f |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4.

| Table 4. MAX 7000 Device Feat | ures | | |
|---------------------------------|-------------------------------|-----------------------------|-----------------------------|
| Feature | EPM7032 EPM7064 EPM7096 | All MAX 7000E Devices | All MAX 7000S Devices |
| ISP via JTAG interface | | | ✓ |
| JTAG BST circuitry | | | √ (1) |
| Open-drain output option | | | ✓ |
| Fast input registers | | ✓ | ✓ |
| Six global output enables | | ✓ | ✓ |
| Two global clocks | | ✓ | ✓ |
| Slew-rate control | | ✓ | ✓ |
| MultiVolt interface (2) | ✓ | ✓ | ✓ |
| Programmable register | ✓ | ✓ | ✓ |
| Parallel expanders | ✓ | ✓ | ✓ |
| Shared expanders | ✓ | ✓ | ✓ |
| Power-saving mode | ✓ | ✓ | ✓ |
| Security bit | ✓ | ✓ | ✓ |
| PCI-compliant devices available | ✓ | ✓ | ✓ |

Notes:

- (1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.
- (2) The MultiVolt I/O interface is not available in 44-pin packages.

Figure 2. MAX 7000E & MAX 7000S Device Block Diagram





Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.

Logic Array Blocks


The MAX 7000 device architecture is based on the linking of high-performance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

Figure 8. I/O Control Block of MAX 7000 Devices

EPM7032, EPM7064 & EPM7096 Devices



MAX 7000E & MAX 7000S Devices



Note:

(1) The open-drain output option is available only in MAX 7000S devices.

By using an external 5.0-V pull-up resistor, output pins on MAX 7000S devices can be set to meet 5.0-V CMOS input voltages. When $V_{\rm CCIO}$ is 3.3 V, setting the open drain option will turn off the output pull-up transistor, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages. When $V_{\rm CCIO}$ is 5.0 V, setting the output drain option is not necessary because the pull-up transistor will already turn off when the pin exceeds approximately 3.8 V, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages.

Slew-Rate Control

The output buffer for each MAX 7000E and MAX 7000S I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the Turbo Bit is turned off, the slew rate is set for low noise performance. For MAX 7000S devices, each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis.

Programming with External Hardware

MAX 7000 devices can be programmed on Windows-based PCs with the Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs a continuity check to ensure adequate electrical contact between the adapter and the device.



For more information, see the *Altera Programming Hardware Data Sheet*.

The Altera development system can use text- or waveform-format test vectors created with the Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional behavior of a MAX 7000 device with the results of simulation. Moreover, Data I/O, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.



For more information, see the *Programming Hardware Manufacturers*.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

| Table 9. MAX 7000 J | ITAG Instruction | s |
|---------------------|--|---|
| JTAG Instruction | Devices | Description |
| SAMPLE/PRELOAD | EPM7128S EPM7160S EPM7192S | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins. |
| | EPM7256S | pattern output at the device pins. |
| EXTEST | EPM7128S EPM7160S EPM7192S EPM7256S | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. |
| BYPASS | EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation. |
| IDCODE | EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. |
| ISP Instructions | EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S | These instructions are used when programming MAX 7000S devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster download cable, or using a Jam File (.jam), Jam Byte-Code file (.jbc), or Serial Vector Format file (.svf) via an embedded processor or test equipment. |




Figure 9 shows the timing requirements for the JTAG signals.

Table 12 shows the JTAG timing parameters and values for MAX 7000S devices.

| Table 1 | Table 12. JTAG Timing Parameters & Values for MAX 7000S Devices | | | | | | | | | | |
|-------------------|---|-----|-----|------|--|--|--|--|--|--|--|
| Symbol | Parameter | Min | Max | Unit | | | | | | | |
| t _{JCP} | TCK clock period | 100 | | ns | | | | | | | |
| t _{JCH} | TCK clock high time | 50 | | ns | | | | | | | |
| t _{JCL} | TCK clock low time | 50 | | ns | | | | | | | |
| t _{JPSU} | JTAG port setup time | 20 | | ns | | | | | | | |
| t _{JPH} | JTAG port hold time | 45 | | ns | | | | | | | |
| t _{JPCO} | JTAG port clock to output | | 25 | ns | | | | | | | |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns | | | | | | | |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns | | | | | | | |
| t _{JSSU} | Capture register setup time | 20 | | ns | | | | | | | |
| t _{JSH} | Capture register hold time | 45 | | ns | | | | | | | |
| t _{JSCO} | Update register clock to output | | 25 | ns | | | | | | | |
| t _{JSZX} | Update register high impedance to valid output | | 25 | ns | | | | | | | |
| t _{JSXZ} | Update register valid output to high impedance | | 25 | ns | | | | | | | |



For more information, see *Application Note* 39 (*IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices*).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------------|--|--|-------------------------|--------------------------|------|
| V _{IH} | High-level input voltage | | 2.0 | V _{CCINT} + 0.5 | V |
| V _{IL} | Low-level input voltage | | -0.5 (8) | 0.8 | V |
| V _{OH} | 5.0-V high-level TTL output voltage | I _{OH} = -4 mA DC, V _{CCIO} = 4.75 V (10) | 2.4 | | V |
| | 3.3-V high-level TTL output voltage | I _{OH} = -4 mA DC, V _{CCIO} = 3.00 V (10) | 2.4 | | V |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V} (10)$ | V _{CCIO} - 0.2 | | V |
| V _{OL} | 5.0-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (11) | | 0.45 | V |
| | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11) | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | $I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}(11)$ | | 0.2 | V |
| lı | Leakage current of dedicated input pins | $V_I = -0.5 \text{ to } 5.5 \text{ V } (11)$ | -10 | 10 | μА |
| l _{OZ} | I/O pin tri-state output off-state current | $V_I = -0.5 \text{ to } 5.5 \text{ V } (11), (12)$ | -40 | 40 | μА |

| Table 1 | Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices Note (13) | | | | | | | | | |
|------------------|---|-------------------------------------|-----|-----|------|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF | | | | | |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 12 | pF | | | | | |

| Table 1 | 7. MAX 7000 5.0-V Device Capa | acitance: MAX 7000E Devices Note | (13) | | |
|------------------|-------------------------------|-------------------------------------|------|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 15 | pF |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 15 | pF |

| Table 1 | 8. MAX 7000 5.0-V Device Capa | acitance: MAX 7000S Devices Note | (13) | | |
|------------------|---------------------------------|-------------------------------------|------|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Dedicated input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF |

| Symbol | Parameter | Conditions | Speed | Grade -6 | Speed (| Unit | |
|-------------------|---|----------------|-------|----------|---------|------|----|
| | | | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.4 | | 0.5 | ns |
| t_{IO} | I/O input pad and buffer delay | | | 0.4 | | 0.5 | ns |
| t _{FIN} | Fast input delay | (2) | | 0.8 | | 1.0 | ns |
| t _{SEXP} | Shared expander delay | | | 3.5 | | 4.0 | ns |
| t_{PEXP} | Parallel expander delay | | | 0.8 | | 0.8 | ns |
| t_{LAD} | Logic array delay | | | 2.0 | | 3.0 | ns |
| t _{LAC} | Logic control array delay | | | 2.0 | | 3.0 | ns |
| t _{IOE} | Internal output enable delay | (2) | | | | 2.0 | ns |
| t _{OD1} | Output buffer and pad delay Slow slew rate = off, V _{CCIO} = 5.0 V | C1 = 35 pF | | 2.0 | | 2.0 | ns |
| t _{OD2} | Output buffer and pad delay Slow slew rate = off, V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 2.5 | | 2.5 | ns |
| t _{OD3} | Output buffer and pad delay Slow slew rate = on, V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 7.0 | | 7.0 | ns |
| t _{ZX1} | Output buffer enable delay Slow slew rate = off, V _{CCIO} = 5.0 V | C1 = 35 pF | | 4.0 | | 4.0 | ns |
| t _{ZX2} | Output buffer enable delay Slow slew rate = off, V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 4.5 | | 4.5 | ns |
| t _{ZX3} | Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 9.0 | | 9.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | ns |
| t_{SU} | Register setup time | | 3.0 | | 3.0 | | ns |
| t_H | Register hold time | | 1.5 | | 2.0 | | ns |
| t _{FSU} | Register setup time of fast input | (2) | 2.5 | | 3.0 | | ns |
| t_{FH} | Register hold time of fast input | (2) | 0.5 | | 0.5 | | ns |
| t_{RD} | Register delay | | | 0.8 | | 1.0 | ns |
| t _{COMB} | Combinatorial delay | | | 0.8 | | 1.0 | ns |
| t _{IC} | Array clock delay | | | 2.5 | | 3.0 | ns |
| t _{EN} | Register enable time | | | 2.0 | | 3.0 | ns |
| t _{GLOB} | Global control delay | | | 0.8 | | 1.0 | ns |
| t _{PRE} | Register preset time | | | 2.0 | | 2.0 | ns |
| t _{CLR} | Register clear time | | | 2.0 | | 2.0 | ns |
| t _{PIA} | PIA delay | | | 0.8 | | 1.0 | ns |
| t_{LPA} | Low-power adder | (8) | | 10.0 | | 10.0 | ns |

| Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1) | | | | | | | | | | | |
|--|--|------------|-------|-----|-------|-------|-------|-----|-------|-----|------|
| Symbol | Parameter | Conditions | | | | Speed | Grade | 1 | | | Unit |
| | | | -5 | | -6 | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| f _{ACNT} | Maximum internal array clock frequency | (4) | 175.4 | | 142.9 | | 116.3 | | 100.0 | | MHz |
| f _{MAX} | Maximum clock frequency | (5) | 250.0 | | 200.0 | | 166.7 | | 125.0 | | MHz |

| Table 2 | 8. EPM7032\$ Internal Tim | ing Parameter | rs / | Note (1) | | | | | | | |
|-------------------|-----------------------------------|----------------|-------------|----------|-----|-----|-----|-----|-----|-----|----|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
| | | | -5 | | -6 | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.2 | | 0.2 | | 0.3 | | 0.5 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.2 | | 0.2 | | 0.3 | | 0.5 | ns |
| t _{FIN} | Fast input delay | | | 2.2 | | 2.1 | | 2.5 | | 1.0 | ns |
| t _{SEXP} | Shared expander delay | | | 3.1 | | 3.8 | | 4.6 | | 5.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.9 | | 1.1 | | 1.4 | | 0.8 | ns |
| t_{LAD} | Logic array delay | | | 2.6 | | 3.3 | | 4.0 | | 5.0 | ns |
| t _{LAC} | Logic control array delay | | | 2.5 | | 3.3 | | 4.0 | | 5.0 | ns |
| t _{IOE} | Internal output enable delay | | | 0.7 | | 0.8 | | 1.0 | | 2.0 | ns |
| t _{OD1} | Output buffer and pad delay | C1 = 35 pF | | 0.2 | | 0.3 | | 0.4 | | 1.5 | ns |
| t _{OD2} | Output buffer and pad delay | C1 = 35 pF (6) | | 0.7 | | 0.8 | | 0.9 | | 2.0 | ns |
| t _{OD3} | Output buffer and pad delay | C1 = 35 pF | | 5.2 | | 5.3 | | 5.4 | | 5.5 | ns |
| t _{ZX1} | Output buffer enable delay | C1 = 35 pF | | 4.0 | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay | C1 = 35 pF (6) | | 4.5 | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay | C1 = 35 pF | | 9.0 | | 9.0 | | 9.0 | | 9.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 0.8 | | 1.0 | | 1.3 | | 2.0 | | ns |
| t_H | Register hold time | | 1.7 | | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.9 | | 1.8 | | 1.7 | | 3.0 | | ns |
| t _{FH} | Register hold time of fast input | | 0.6 | | 0.7 | | 0.8 | | 0.5 | | ns |
| t _{RD} | Register delay | | | 1.2 | | 1.6 | | 1.9 | | 2.0 | ns |
| t_{COMB} | Combinatorial delay | | | 0.9 | | 1.1 | | 1.4 | | 2.0 | ns |
| t _{IC} | Array clock delay | | | 2.7 | | 3.4 | | 4.2 | | 5.0 | ns |
| t _{EN} | Register enable time | | | 2.6 | | 3.3 | | 4.0 | | 5.0 | ns |
| t _{GLOB} | Global control delay | | | 1.6 | | 1.4 | | 1.7 | | 1.0 | ns |
| t _{PRE} | Register preset time | | | 2.0 | | 2.4 | | 3.0 | | 3.0 | ns |
| t _{CLR} | Register clear time | | | 2.0 | | 2.4 | | 3.0 | | 3.0 | ns |

| Table 28. EPM7032S Internal Timing Parameters Note (1) | | | | | | | | | | | |
|--|-----------------|------------|-------|------|-------|-------|-------|------|-----|------|------|
| Symbol | Parameter | Conditions | | | | Speed | Grade | | | | Unit |
| | | | -5 -6 | | -5 -6 | | - | 7 | -1 | 0 | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PIA} | PIA delay | (7) | | 1.1 | | 1.1 | | 1.4 | | 1.0 | ns |
| t_{LPA} | Low-power adder | (8) | | 12.0 | | 10.0 | | 10.0 | | 11.0 | ns |

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Tables 29 and 30 show the EPM7064S AC operating conditions.

| Table 2 | 9. EPM7064\$ External Timi | ing Parameters | (Part | 1 of 2) | No | nte (1) | | | | | |
|------------------|---------------------------------------|----------------|-------------|---------|-----|---------|-----|-----|-----|------|----|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
| | | | - | 5 | - | 6 | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns |
| t _{SU} | Global clock setup time | | 2.9 | | 3.6 | | 6.0 | | 7.0 | | ns |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 2.5 | | 3.0 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.5 | | 0.5 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 3.2 | | 4.0 | | 4.5 | | 5.0 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | | 0.7 | | 0.9 | | 3.0 | | 2.0 | | ns |
| t _{AH} | Array clock hold time | | 1.8 | | 2.1 | | 2.0 | | 3.0 | | ns |

| Symbol | Parameter | Conditions | | | | Speed | Grade | | | | Unit |
|-------------------|-----------------------------------|------------|-----|------|-----|-------|-------|------|-----|------|------|
| | | | -5 | | -6 | | -7 | | -10 | | - |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{FSU} | Register setup time of fast input | | 1.9 | | 1.8 | | 3.0 | | 3.0 | | ns |
| t _{FH} | Register hold time of fast input | | 0.6 | | 0.7 | | 0.5 | | 0.5 | | ns |
| t _{RD} | Register delay | | | 1.2 | | 1.6 | | 1.0 | | 2.0 | ns |
| t _{COMB} | Combinatorial delay | | | 0.9 | | 1.0 | | 1.0 | | 2.0 | ns |
| t _{IC} | Array clock delay | | | 2.7 | | 3.3 | | 3.0 | | 5.0 | ns |
| t _{EN} | Register enable time | | | 2.6 | | 3.2 | | 3.0 | | 5.0 | ns |
| t_{GLOB} | Global control delay | | | 1.6 | | 1.9 | | 1.0 | | 1.0 | ns |
| t _{PRE} | Register preset time | | | 2.0 | | 2.4 | | 2.0 | | 3.0 | ns |
| t _{CLR} | Register clear time | | | 2.0 | | 2.4 | | 2.0 | | 3.0 | ns |
| t _{PIA} | PIA delay | (7) | | 1.1 | | 1.3 | | 1.0 | | 1.0 | ns |
| t_{LPA} | Low-power adder | (8) | | 12.0 | | 11.0 | | 10.0 | | 11.0 | ns |

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

| Symbol | Parameter | Conditions | | | | Speed | Grade | ! | | | Unit |
|-------------------|-----------------------------------|----------------|-----|------|-----|-------|-------|------|-----|------|------|
| | | | -6 | | -7 | | -10 | | -15 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | - |
| t _{IN} | Input pad and buffer delay | | | 0.2 | | 0.5 | | 0.5 | | 2.0 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.2 | | 0.5 | | 0.5 | | 2.0 | ns |
| t _{FIN} | Fast input delay | | | 2.6 | | 1.0 | | 1.0 | | 2.0 | ns |
| t _{SEXP} | Shared expander delay | | | 3.7 | | 4.0 | | 5.0 | | 8.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 1.1 | | 0.8 | | 0.8 | | 1.0 | ns |
| t_{LAD} | Logic array delay | | | 3.0 | | 3.0 | | 5.0 | | 6.0 | ns |
| t_{LAC} | Logic control array delay | | | 3.0 | | 3.0 | | 5.0 | | 6.0 | ns |
| t _{IOE} | Internal output enable delay | | | 0.7 | | 2.0 | | 2.0 | | 3.0 | ns |
| t _{OD1} | Output buffer and pad delay | C1 = 35 pF | | 0.4 | | 2.0 | | 1.5 | | 4.0 | ns |
| t _{OD2} | Output buffer and pad delay | C1 = 35 pF (6) | | 0.9 | | 2.5 | | 2.0 | | 5.0 | ns |
| t _{OD3} | Output buffer and pad delay | C1 = 35 pF | | 5.4 | | 7.0 | | 5.5 | | 8.0 | ns |
| t _{ZX1} | Output buffer enable delay | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | | 6.0 | ns |
| t _{ZX2} | Output buffer enable delay | C1 = 35 pF (6) | | 4.5 | | 4.5 | | 5.5 | | 7.0 | ns |
| t_{ZX3} | Output buffer enable delay | C1 = 35 pF | | 9.0 | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | | 6.0 | ns |
| t _{SU} | Register setup time | | 1.0 | | 3.0 | | 2.0 | | 4.0 | | ns |
| t _H | Register hold time | | 1.7 | | 2.0 | | 5.0 | | 4.0 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.9 | | 3.0 | | 3.0 | | 2.0 | | ns |
| t _{FH} | Register hold time of fast input | | 0.6 | | 0.5 | | 0.5 | | 1.0 | | ns |
| t_{RD} | Register delay | | | 1.4 | | 1.0 | | 2.0 | | 1.0 | ns |
| t _{COMB} | Combinatorial delay | | | 1.0 | | 1.0 | | 2.0 | | 1.0 | ns |
| t _{IC} | Array clock delay | | | 3.1 | | 3.0 | | 5.0 | | 6.0 | ns |
| t _{EN} | Register enable time | | | 3.0 | | 3.0 | | 5.0 | | 6.0 | ns |
| t_{GLOB} | Global control delay | | | 2.0 | | 1.0 | | 1.0 | | 1.0 | ns |
| t _{PRE} | Register preset time | | | 2.4 | | 2.0 | | 3.0 | | 4.0 | ns |
| t _{CLR} | Register clear time | | | 2.4 | | 2.0 | | 3.0 | | 4.0 | ns |
| t_{PIA} | PIA delay | (7) | | 1.4 | | 1.0 | | 1.0 | | 2.0 | ns |
| t_{LPA} | Low-power adder | (8) | | 11.0 | | 10.0 | | 11.0 | | 13.0 | ns |

| Table 3 | 35. EPM71928 External Timi | ing Parameters (F | art 2 of 2 | ?) No | ote (1) | | | | |
|-------------------|--|-------------------|------------|-------|---------|-------|-------|------|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | - | 7 | -10 | | -15 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{AH} | Array clock hold time | | 1.8 | | 3.0 | | 4.0 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 7.8 | | 10.0 | | 15.0 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 4.0 | | 6.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 4.0 | | 6.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (2) | 3.0 | | 4.0 | | 6.0 | | ns |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (3) | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{CNT} | Minimum global clock period | | | 8.0 | | 10.0 | | 13.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (4) | 125.0 | | 100.0 | | 76.9 | | MHz |
| t _{ACNT} | Minimum array clock period | | | 8.0 | | 10.0 | | 13.0 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (4) | 125.0 | | 100.0 | | 76.9 | | MHz |
| f _{MAX} | Maximum clock frequency | (5) | 166.7 | | 125.0 | | 100.0 | | MHz |

| Table 3 | 6. EPM7192\$ Internal Tim | ing Parameters (Par | t 1 of 2) | Note | (1) | | | | |
|-------------------|--------------------------------|---------------------|-----------|------|------|-----|-----|------|----|
| Symbol | Parameter | Conditions | | | Unit | | | | |
| | | | - | 7 | -1 | 10 | -1 | 15 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.5 | | 2.0 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.5 | | 2.0 | ns |
| t _{FIN} | Fast input delay | | | 3.2 | | 1.0 | | 2.0 | ns |
| t _{SEXP} | Shared expander delay | | | 4.2 | | 5.0 | | 8.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 1.2 | | 0.8 | | 1.0 | ns |
| t_{LAD} | Logic array delay | | | 3.1 | | 5.0 | | 6.0 | ns |
| t _{LAC} | Logic control array delay | | | 3.1 | | 5.0 | | 6.0 | ns |
| t _{IOE} | Internal output enable delay | | | 0.9 | | 2.0 | | 3.0 | ns |
| t _{OD1} | Output buffer and pad delay | C1 = 35 pF | | 0.5 | | 1.5 | | 4.0 | ns |
| t _{OD2} | Output buffer and pad delay | C1 = 35 pF (6) | | 1.0 | | 2.0 | | 5.0 | ns |
| t _{OD3} | Output buffer and pad delay | C1 = 35 pF | | 5.5 | | 5.5 | | 7.0 | ns |
| t_{ZX1} | Output buffer enable delay | C1 = 35 pF | | 4.0 | | 5.0 | | 6.0 | ns |
| t _{ZX2} | Output buffer enable delay | C1 = 35 pF (6) | | 4.5 | | 5.5 | | 7.0 | ns |
| t _{ZX3} | Output buffer enable delay | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t _{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 5.0 | | 6.0 | ns |
| t _{SU} | Register setup time | | 1.1 | | 2.0 | | 4.0 | | ns |

| Table 3 | Table 36. EPM7192S Internal Timing Parameters (Part 2 of 2)Note (1) | | | | | | | | | | | |
|-------------------|---|------------|-----|-------------|-----|------|-----|------|----|--|--|--|
| Symbol | Parameter | Conditions | | Speed Grade | | | | | | | | |
| | | | | -7 | | -10 | | -15 | | | | |
| | | | Min | Max | Min | Max | Min | Max | | | | |
| t _H | Register hold time | | 1.7 | | 3.0 | | 4.0 | | ns | | | |
| t _{FSU} | Register setup time of fast input | | 2.3 | | 3.0 | | 2.0 | | ns | | | |
| t _{FH} | Register hold time of fast input | | 0.7 | | 0.5 | | 1.0 | | ns | | | |
| t _{RD} | Register delay | | | 1.4 | | 2.0 | | 1.0 | ns | | | |
| t _{COMB} | Combinatorial delay | | | 1.2 | | 2.0 | | 1.0 | ns | | | |
| t_{IC} | Array clock delay | | | 3.2 | | 5.0 | | 6.0 | ns | | | |
| t _{EN} | Register enable time | | | 3.1 | | 5.0 | | 6.0 | ns | | | |
| t_{GLOB} | Global control delay | | | 2.5 | | 1.0 | | 1.0 | ns | | | |
| t _{PRE} | Register preset time | | | 2.7 | | 3.0 | | 4.0 | ns | | | |
| t _{CLR} | Register clear time | | | 2.7 | | 3.0 | | 4.0 | ns | | | |
| t _{PIA} | PIA delay | (7) | | 2.4 | | 1.0 | | 2.0 | ns | | | |
| t_{LPA} | Low-power adder | (8) | | 10.0 | | 11.0 | | 13.0 | ns | | | |

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} in MHz) for MAX 7000 devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCINT} value, which depends on the switching frequency and the application logic, is calculated with the following equation:

$$I_{CCINT} =$$

$$A \times MC_{TON} + B \times (MC_{DEV} - MC_{TON}) + C \times MC_{USED} \times f_{MAX} \times tog_{USED}$$

The parameters in this equation are shown below:

 MC_{TON} = Number of macrocells with the Turbo Bit option turned on,

as reported in the MAX+PLUS II Report File (.rpt)

 MC_{DEV} = Number of macrocells in the device

MC_{USED} = Total number of macrocells in the design, as reported

in the MAX+PLUS II Report File (.rpt)


 f_{MAX} = Highest clock frequency to the device

tog_{LC} = Average ratio of logic cells toggling at each clock

(typically 0.125)

A, B, C = Constants, shown in Table 39

Figure 15. I_{CC} vs. Frequency for MAX 7000S Devices (Part 2 of 2)




Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.

Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7 supersedes information published in previous versions. The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7:

Version 6.7

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.7:

Reference to AN 88: Using the Jam Language for ISP & ICR via an Embedded Processor has been replaced by AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

Version 6.6

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.6:

- Added Tables 6 through 8.
- Added "Programming Sequence" section on page 17 and "Programming Times" section on page 18.

Version 6.5

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.5:

Updated text on page 16.

Version 6.4

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.4:

Added Note (5) on page 28.

Version 6.3

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.3:

■ Updated the "Open-Drain Output Option (MAX 7000S Devices Only)" section on page 20.