

Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

| Details                         |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable                                      |
| Delay Time tpd(1) Max           | 10 ns   |
| Voltage Supply - Internal       | 4.75V ~ 5.25V   |
| Number of Logic Elements/Blocks | 4   |
| Number of Macrocells            | 64  |
| Number of Gates                 | 1250  |
| Number of I/O                   | 36  |
| Operating Temperature           | 0°C ~ 70°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 44-LCC (J-Lead)   |
| Supplier Device Package         | 44-PLCC (16.59x16.59)                                       |
| Purchase URL                    | https://www.e-xfl.com/product-detail/intel/epm7064slc44-10n |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices.




Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram

Figure 2. MAX 7000E & MAX 7000S Device Block Diagram




Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.

**Logic Array Blocks** 

The MAX 7000 device architecture is based on the linking of highperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.

All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

### **Expander Product Terms**


Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

The compiler can allocate up to three sets of up to five parallel expanders automatically to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay ( $t_{PEXP}$ ). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by  $2 \times t_{PEXP}$ .

Two groups of 8 macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 6 shows how parallel expanders can be borrowed from a neighboring macrocell.

Figure 6. Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.



When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to  $V_{CC}$ , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

## In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k%.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The Jam<sup>TM</sup> Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

The programming times described in Tables 6 through 8 are associated with the worst-case method using the enhanced ISP algorithm.

| Table 6. MAX 7000S t <sub>PU</sub> | able 6. MAX 7000S t <sub>PULSE</sub> & Cycle <sub>TCK</sub> Values |                       |                         |                       |  |  |  |  |  |  |
|------------------------------------|--|-----------------------|-------------------------|-----------------------|--|--|--|--|--|--|
| Device                             | Progra   | Programming St        |                         |                       |  |  |  |  |  |  |
|                                    | t <sub>PPULSE</sub> (s)  | Cycle <sub>PTCK</sub> | t <sub>VPULSE</sub> (s) | Cycle <sub>VTCK</sub> |  |  |  |  |  |  |
| EPM7032S                           | 4.02   | 342,000               | 0.03                    | 200,000               |  |  |  |  |  |  |
| EPM7064S                           | 4.50   | 504,000               | 0.03                    | 308,000               |  |  |  |  |  |  |
| EPM7128S                           | 5.11   | 832,000               | 0.03                    | 528,000               |  |  |  |  |  |  |
| EPM7160S                           | 5.35   | 1,001,000             | 0.03                    | 640,000               |  |  |  |  |  |  |
| EPM7192S                           | 5.71   | 1,192,000             | 0.03                    | 764,000               |  |  |  |  |  |  |
| EPM7256S                           | 6.43   | 1,603,000             | 0.03                    | 1,024,000             |  |  |  |  |  |  |

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

| Table 7. MAX 7000S In-System Programming Times for Different Test Clock Frequencies |        |                  |       |       |         |         |         |        |   |  |
|---|--------|------------------|-------|-------|---------|---------|---------|--------|---|--|
| Device  |        | f <sub>TCK</sub> |       |       |         |         |         |        |   |  |
|   | 10 MHz | 5 MHz            | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz |   |  |
| EPM7032S  | 4.06   | 4.09             | 4.19  | 4.36  | 4.71    | 5.73    | 7.44    | 10.86  | s |  |
| EPM7064S  | 4.55   | 4.60             | 4.76  | 5.01  | 5.51    | 7.02    | 9.54    | 14.58  | S |  |
| EPM7128S  | 5.19   | 5.27             | 5.52  | 5.94  | 6.77    | 9.27    | 13.43   | 21.75  | S |  |
| EPM7160S  | 5.45   | 5.55             | 5.85  | 6.35  | 7.35    | 10.35   | 15.36   | 25.37  | S |  |
| EPM7192S  | 5.83   | 5.95             | 6.30  | 6.90  | 8.09    | 11.67   | 17.63   | 29.55  | S |  |
| EPM7256S  | 6.59   | 6.75             | 7.23  | 8.03  | 9.64    | 14.45   | 22.46   | 38.49  | S |  |

| Table 8. MAX | ole 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies |                  |       |       |         |         |         |        |   |  |
|--------------|--|------------------|-------|-------|---------|---------|---------|--------|---|--|
| Device       |  | f <sub>TCK</sub> |       |       |         |         |         |        |   |  |
|              | 10 MHz   | 5 MHz            | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz |   |  |
| EPM7032S     | 0.05   | 0.07             | 0.13  | 0.23  | 0.43    | 1.03    | 2.03    | 4.03   | s |  |
| EPM7064S     | 0.06   | 0.09             | 0.18  | 0.34  | 0.64    | 1.57    | 3.11    | 6.19   | S |  |
| EPM7128S     | 0.08   | 0.14             | 0.29  | 0.56  | 1.09    | 2.67    | 5.31    | 10.59  | S |  |
| EPM7160S     | 0.09   | 0.16             | 0.35  | 0.67  | 1.31    | 3.23    | 6.43    | 12.83  | S |  |
| EPM7192S     | 0.11   | 0.18             | 0.41  | 0.79  | 1.56    | 3.85    | 7.67    | 15.31  | S |  |
| EPM7256S     | 0.13   | 0.24             | 0.54  | 1.06  | 2.08    | 5.15    | 10.27   | 20.51  | S |  |

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

| Table 10. MAX 7000S Boundary-Scan Register Length |                               |  |  |  |  |  |  |
|---|-------------------------------|--|--|--|--|--|--|
| Device  | Boundary-Scan Register Length |  |  |  |  |  |  |
| EPM7032S  | 1 (1)                         |  |  |  |  |  |  |
| EPM7064S  | 1 (1)                         |  |  |  |  |  |  |
| EPM7128S  | 288                           |  |  |  |  |  |  |
| EPM7160S  | 312                           |  |  |  |  |  |  |
| EPM7192S  | 360                           |  |  |  |  |  |  |
| EPM7256S  | 480                           |  |  |  |  |  |  |

#### Note:

(1) This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

| Table 11. 32 | Table 11. 32-Bit MAX 7000 Device IDCODE       Note (1) |                       |                                      |                  |  |  |  |  |  |  |  |  |
|--------------|--|-----------------------|--------------------------------------|------------------|--|--|--|--|--|--|--|--|
| Device       |  | IDCODE (32 Bits)      |                                      |                  |  |  |  |  |  |  |  |  |
|              | Version<br>(4 Bits)                                    | Part Number (16 Bits) | Manufacturer's<br>Identity (11 Bits) | 1 (1 Bit)<br>(2) |  |  |  |  |  |  |  |  |
| EPM7032S     | 0000   | 0111 0000 0011 0010   | 00001101110                          | 1                |  |  |  |  |  |  |  |  |
| EPM7064S     | 0000   | 0111 0000 0110 0100   | 00001101110                          | 1                |  |  |  |  |  |  |  |  |
| EPM7128S     | 0000   | 0111 0001 0010 1000   | 00001101110                          | 1                |  |  |  |  |  |  |  |  |
| EPM7160S     | 0000   | 0111 0001 0110 0000   | 00001101110                          | 1                |  |  |  |  |  |  |  |  |
| EPM7192S     | 0000   | 0111 0001 1001 0010   | 00001101110                          | 1                |  |  |  |  |  |  |  |  |
| EPM7256S     | 0000   | 0111 0010 0101 0110   | 00001101110                          | 1                |  |  |  |  |  |  |  |  |

#### Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

| Symbol          | Parameter                                  | Conditions  | Min                     | Max                      | Unit |
|-----------------|--|---|-------------------------|--------------------------|------|
| V <sub>IH</sub> | High-level input voltage                   |   | 2.0                     | V <sub>CCINT</sub> + 0.5 | V    |
| V <sub>IL</sub> | Low-level input voltage                    |   | -0.5 (8)                | 0.8                      | V    |
| V <sub>OH</sub> | 5.0-V high-level TTL output voltage        | $I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V } (10)$  | 2.4                     |                          | V    |
|                 | 3.3-V high-level TTL output voltage        | $I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (10)$  | 2.4                     |                          | V    |
|                 | 3.3-V high-level CMOS output voltage       | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V } (10)$ | V <sub>CCIO</sub> - 0.2 |                          | V    |
| V <sub>OL</sub> | 5.0-V low-level TTL output voltage         | I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 4.75 V (11)   |                         | 0.45                     | V    |
|                 | 3.3-V low-level TTL output voltage         | I <sub>OL</sub> = 12 mA DC, V <sub>CCIO</sub> = 3.00 V (11)   |                         | 0.45                     | V    |
|                 | 3.3-V low-level CMOS output voltage        | $I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 V(11)$            |                         | 0.2                      | V    |
| I <sub>I</sub>  | Leakage current of dedicated input pins    | V <sub>I</sub> = -0.5 to 5.5 V (11)                           | -10                     | 10                       | μА   |
| l <sub>OZ</sub> | I/O pin tri-state output off-state current | V <sub>I</sub> = -0.5 to 5.5 V (11), (12)                     | -40                     | 40                       | μА   |

| Table 1          | Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices Note (13) |                                     |     |     |      |  |  |  |
|------------------|---|-------------------------------------|-----|-----|------|--|--|--|
| Symbol           | Parameter   | Conditions                          | Min | Max | Unit |  |  |  |
| C <sub>IN</sub>  | Input pin capacitance   | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 12  | pF   |  |  |  |
| C <sub>I/O</sub> | I/O pin capacitance   | V <sub>OUT</sub> = 0 V, f = 1.0 MHz |     | 12  | pF   |  |  |  |

| Table 1          | Table 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices Note (13) |                                     |     |     |      |  |  |  |  |  |
|------------------|--|-------------------------------------|-----|-----|------|--|--|--|--|--|
| Symbol           | Parameter  | Conditions                          | Min | Max | Unit |  |  |  |  |  |
| C <sub>IN</sub>  | Input pin capacitance  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 15  | pF   |  |  |  |  |  |
| C <sub>I/O</sub> | I/O pin capacitance  | V <sub>OUT</sub> = 0 V, f = 1.0 MHz |     | 15  | pF   |  |  |  |  |  |

| Table 1          | Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S Devices Note (13) |                                     |     |     |      |  |  |  |  |  |
|------------------|--|-------------------------------------|-----|-----|------|--|--|--|--|--|
| Symbol           | Parameter  | Conditions                          | Min | Max | Unit |  |  |  |  |  |
| C <sub>IN</sub>  | Dedicated input pin capacitance  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 10  | pF   |  |  |  |  |  |
| C <sub>I/O</sub> | I/O pin capacitance  | V <sub>OUT</sub> = 0 V, f = 1.0 MHz |     | 10  | pF   |  |  |  |  |  |

Tables 19 through 26 show the MAX 7000 and MAX 7000E AC operating conditions.

| Table 19          | . MAX 7000 & MAX 7000E Extern            | al Timing Para | meters         | Note (1) |                |     |      |
|-------------------|--|----------------|----------------|----------|----------------|-----|------|
| Symbol            | Parameter                                | Conditions     | -6 Speed Grade |          | -7 Speed Grade |     | Unit |
|                   |  |                | Min            | Max      | Min            | Max |      |
| t <sub>PD1</sub>  | Input to non-registered output           | C1 = 35 pF     |                | 6.0      |                | 7.5 | ns   |
| t <sub>PD2</sub>  | I/O input to non-registered output       | C1 = 35 pF     |                | 6.0      |                | 7.5 | ns   |
| t <sub>SU</sub>   | Global clock setup time                  |                | 5.0            |          | 6.0            |     | ns   |
| t <sub>H</sub>    | Global clock hold time                   |                | 0.0            |          | 0.0            |     | ns   |
| t <sub>FSU</sub>  | Global clock setup time of fast input    | (2)            | 2.5            |          | 3.0            |     | ns   |
| t <sub>FH</sub>   | Global clock hold time of fast input     | (2)            | 0.5            |          | 0.5            |     | ns   |
| t <sub>CO1</sub>  | Global clock to output delay             | C1 = 35 pF     |                | 4.0      |                | 4.5 | ns   |
| t <sub>CH</sub>   | Global clock high time                   |                | 2.5            |          | 3.0            |     | ns   |
| t <sub>CL</sub>   | Global clock low time                    |                | 2.5            |          | 3.0            |     | ns   |
| t <sub>ASU</sub>  | Array clock setup time                   |                | 2.5            |          | 3.0            |     | ns   |
| t <sub>AH</sub>   | Array clock hold time                    |                | 2.0            |          | 2.0            |     | ns   |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF     |                | 6.5      |                | 7.5 | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                | 3.0            |          | 3.0            |     | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                | 3.0            |          | 3.0            |     | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (3)            | 3.0            |          | 3.0            |     | ns   |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (4) | 1.0            |          | 1.0            |     | ns   |
| t <sub>CNT</sub>  | Minimum global clock period              |                |                | 6.6      |                | 8.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (5)            | 151.5          |          | 125.0          |     | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period               |                |                | 6.6      |                | 8.0 | ns   |
| f <sub>ACNT</sub> | Maximum internal array clock frequency   | (5)            | 151.5          |          | 125.0          |     | MHz  |
| f <sub>MAX</sub>  | Maximum clock frequency                  | (6)            | 200            |          | 166.7          |     | MHz  |

| Symbol            | Parameter  | Conditions     | Speed Grade      |      |                                   |      |    |
|-------------------|--|----------------|------------------|------|-----------------------------------|------|----|
|                   |  |                | MAX 7000E (-10P) |      | MAX 7000 (-10)<br>MAX 7000E (-10) |      |    |
|                   |  |                | Min              | Max  | Min                               | Max  |    |
| t <sub>IN</sub>   | Input pad and buffer delay   |                |                  | 0.5  |                                   | 1.0  | ns |
| t <sub>IO</sub>   | I/O input pad and buffer delay   |                |                  | 0.5  |                                   | 1.0  | ns |
| t <sub>FIN</sub>  | Fast input delay   | (2)            |                  | 1.0  |                                   | 1.0  | ns |
| t <sub>SEXP</sub> | Shared expander delay  |                |                  | 5.0  |                                   | 5.0  | ns |
| t <sub>PEXP</sub> | Parallel expander delay  |                |                  | 0.8  |                                   | 0.8  | ns |
| $t_{LAD}$         | Logic array delay  |                |                  | 5.0  |                                   | 5.0  | ns |
| t <sub>LAC</sub>  | Logic control array delay  |                |                  | 5.0  |                                   | 5.0  | ns |
| t <sub>IOE</sub>  | Internal output enable delay   | (2)            |                  | 2.0  |                                   | 2.0  | ns |
| t <sub>OD1</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 5.0 V         | C1 = 35 pF     |                  | 1.5  |                                   | 2.0  | ns |
| t <sub>OD2</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 3.3 V         | C1 = 35 pF (7) |                  | 2.0  |                                   | 2.5  | ns |
| t <sub>OD3</sub>  | Output buffer and pad delay<br>Slow slew rate = on<br>V <sub>CCIO</sub> = 5.0 V or 3.3 V | C1 = 35 pF (2) |                  | 5.5  |                                   | 6.0  | ns |
| t <sub>ZX1</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 5.0 V          | C1 = 35 pF     |                  | 5.0  |                                   | 5.0  | ns |
| t <sub>ZX2</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 3.3 V          | C1 = 35 pF (7) |                  | 5.5  |                                   | 5.5  | ns |
| t <sub>ZX3</sub>  | Output buffer enable delay<br>Slow slew rate = on<br>V <sub>CCIO</sub> = 5.0 V or 3.3 V  | C1 = 35 pF (2) |                  | 9.0  |                                   | 9.0  | ns |
| $t_{XZ}$          | Output buffer disable delay  | C1 = 5 pF      |                  | 5.0  |                                   | 5.0  | ns |
| $t_{SU}$          | Register setup time  |                | 2.0              |      | 3.0                               |      | ns |
| $t_H$             | Register hold time   |                | 3.0              |      | 3.0                               |      | ns |
| t <sub>FSU</sub>  | Register setup time of fast input  | (2)            | 3.0              |      | 3.0                               |      | ns |
| $t_{FH}$          | Register hold time of fast input   | (2)            | 0.5              |      | 0.5                               |      | ns |
| t <sub>RD</sub>   | Register delay   |                |                  | 2.0  |                                   | 1.0  | ns |
| t <sub>COMB</sub> | Combinatorial delay  |                |                  | 2.0  |                                   | 1.0  | ns |
| t <sub>IC</sub>   | Array clock delay  |                |                  | 5.0  |                                   | 5.0  | ns |
| $t_{EN}$          | Register enable time   |                |                  | 5.0  |                                   | 5.0  | ns |
| t <sub>GLOB</sub> | Global control delay   |                |                  | 1.0  |                                   | 1.0  | ns |
| t <sub>PRE</sub>  | Register preset time   |                |                  | 3.0  |                                   | 3.0  | ns |
| t <sub>CLR</sub>  | Register clear time  |                |                  | 3.0  |                                   | 3.0  | ns |
| $t_{PIA}$         | PIA delay  |                |                  | 1.0  |                                   | 1.0  | ns |
| t <sub>LPA</sub>  | Low-power adder  | (8)            |                  | 11.0 |                                   | 11.0 | ns |

| Symbol            | Parameter  | Conditions     | Speed Grade |      |     |      |     |      |    |  |
|-------------------|--|----------------|-------------|------|-----|------|-----|------|----|--|
|                   |  |                | -           | 15   | -1  | 5T   | -2  | 20   |    |  |
|                   |  |                | Min         | Max  | Min | Max  | Min | Max  |    |  |
| t <sub>IN</sub>   | Input pad and buffer delay   |                |             | 2.0  |     | 2.0  |     | 3.0  | ns |  |
| t <sub>IO</sub>   | I/O input pad and buffer delay   |                |             | 2.0  |     | 2.0  |     | 3.0  | ns |  |
| t <sub>FIN</sub>  | Fast input delay   | (2)            |             | 2.0  |     | _    |     | 4.0  | ns |  |
| t <sub>SEXP</sub> | Shared expander delay  |                |             | 8.0  |     | 10.0 |     | 9.0  | ns |  |
| t <sub>PEXP</sub> | Parallel expander delay  |                |             | 1.0  |     | 1.0  |     | 2.0  | ns |  |
| t <sub>LAD</sub>  | Logic array delay  |                |             | 6.0  |     | 6.0  |     | 8.0  | ns |  |
| t <sub>LAC</sub>  | Logic control array delay  |                |             | 6.0  |     | 6.0  |     | 8.0  | ns |  |
| t <sub>IOE</sub>  | Internal output enable delay   | (2)            |             | 3.0  |     | _    |     | 4.0  | ns |  |
| t <sub>OD1</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 5.0 V         | C1 = 35 pF     |             | 4.0  |     | 4.0  |     | 5.0  | ns |  |
| t <sub>OD2</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 3.3 V         | C1 = 35 pF (7) |             | 5.0  |     | -    |     | 6.0  | ns |  |
| t <sub>OD3</sub>  | Output buffer and pad delay<br>Slow slew rate = on<br>V <sub>CCIO</sub> = 5.0 V or 3.3 V | C1 = 35 pF (2) |             | 8.0  |     | -    |     | 9.0  | ns |  |
| t <sub>ZX1</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 5.0 V          | C1 = 35 pF     |             | 6.0  |     | 6.0  |     | 10.0 | ns |  |
| t <sub>ZX2</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 3.3 V          | C1 = 35 pF (7) |             | 7.0  |     | -    |     | 11.0 | ns |  |
| t <sub>ZX3</sub>  | Output buffer enable delay<br>Slow slew rate = on<br>V <sub>CCIO</sub> = 5.0 V or 3.3 V  | C1 = 35 pF (2) |             | 10.0 |     | -    |     | 14.0 | ns |  |
| $t_{XZ}$          | Output buffer disable delay  | C1 = 5 pF      |             | 6.0  |     | 6.0  |     | 10.0 | ns |  |
| t <sub>SU</sub>   | Register setup time  |                | 4.0         |      | 4.0 |      | 4.0 |      | ns |  |
| t <sub>H</sub>    | Register hold time   |                | 4.0         |      | 4.0 |      | 5.0 |      | ns |  |
| t <sub>FSU</sub>  | Register setup time of fast input  | (2)            | 2.0         |      | -   | İ    | 4.0 |      | ns |  |
| t <sub>FH</sub>   | Register hold time of fast input   | (2)            | 2.0         |      | -   |      | 3.0 |      | ns |  |
| t <sub>RD</sub>   | Register delay   |                |             | 1.0  |     | 1.0  |     | 1.0  | ns |  |
| t <sub>COMB</sub> | Combinatorial delay  |                |             | 1.0  |     | 1.0  |     | 1.0  | ns |  |
| t <sub>IC</sub>   | Array clock delay  |                |             | 6.0  |     | 6.0  |     | 8.0  | ns |  |
| t <sub>EN</sub>   | Register enable time   |                |             | 6.0  |     | 6.0  |     | 8.0  | ns |  |
| t <sub>GLOB</sub> | Global control delay   |                |             | 1.0  |     | 1.0  |     | 3.0  | ns |  |
| t <sub>PRE</sub>  | Register preset time   |                |             | 4.0  |     | 4.0  |     | 4.0  | ns |  |
| t <sub>CLR</sub>  | Register clear time  |                |             | 4.0  |     | 4.0  |     | 4.0  | ns |  |
| t <sub>PIA</sub>  | PIA delay  |                |             | 2.0  |     | 2.0  |     | 3.0  | ns |  |
| t <sub>LPA</sub>  | Low-power adder  | (8)            | 1           | 13.0 |     | 15.0 |     | 15.0 | ns |  |

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (7) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

Tables 27 and 28 show the EPM7032S AC operating conditions.

| Table 27. EPM7032S External Timing Parameters (Part 1 of 2) Note (1) |  |                |             |     |       |     |       |     |       |      |     |  |
|--|--|----------------|-------------|-----|-------|-----|-------|-----|-------|------|-----|--|
| Symbol   | Parameter                                | Conditions     | Speed Grade |     |       |     |       |     |       |      |     |  |
|  |  |                | -           | 5   | -     | -6  |       | 7   | -10   |      | •   |  |
|  |  |                | Min         | Max | Min   | Max | Min   | Max | Min   | Max  |     |  |
| t <sub>PD1</sub>   | Input to non-registered output           | C1 = 35 pF     |             | 5.0 |       | 6.0 |       | 7.5 |       | 10.0 | ns  |  |
| t <sub>PD2</sub>   | I/O input to non-registered output       | C1 = 35 pF     |             | 5.0 |       | 6.0 |       | 7.5 |       | 10.0 | ns  |  |
| t <sub>SU</sub>  | Global clock setup time                  |                | 2.9         |     | 4.0   |     | 5.0   |     | 7.0   |      | ns  |  |
| t <sub>H</sub>   | Global clock hold time                   |                | 0.0         |     | 0.0   |     | 0.0   |     | 0.0   |      | ns  |  |
| t <sub>FSU</sub>   | Global clock setup time of fast input    |                | 2.5         |     | 2.5   |     | 2.5   |     | 3.0   |      | ns  |  |
| t <sub>FH</sub>  | Global clock hold time of fast input     |                | 0.0         |     | 0.0   |     | 0.0   |     | 0.5   |      | ns  |  |
| t <sub>CO1</sub>   | Global clock to output delay             | C1 = 35 pF     |             | 3.2 |       | 3.5 |       | 4.3 |       | 5.0  | ns  |  |
| t <sub>CH</sub>  | Global clock high time                   |                | 2.0         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns  |  |
| t <sub>CL</sub>  | Global clock low time                    |                | 2.0         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns  |  |
| t <sub>ASU</sub>   | Array clock setup time                   |                | 0.7         |     | 0.9   |     | 1.1   |     | 2.0   |      | ns  |  |
| t <sub>AH</sub>  | Array clock hold time                    |                | 1.8         |     | 2.1   |     | 2.7   |     | 3.0   |      | ns  |  |
| t <sub>ACO1</sub>  | Array clock to output delay              | C1 = 35 pF     |             | 5.4 |       | 6.6 |       | 8.2 |       | 10.0 | ns  |  |
| t <sub>ACH</sub>   | Array clock high time                    |                | 2.5         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns  |  |
| t <sub>ACL</sub>   | Array clock low time                     |                | 2.5         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns  |  |
| t <sub>CPPW</sub>  | Minimum pulse width for clear and preset | (2)            | 2.5         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns  |  |
| t <sub>ODH</sub>   | Output data hold time after clock        | C1 = 35 pF (3) | 1.0         |     | 1.0   |     | 1.0   |     | 1.0   |      | ns  |  |
| t <sub>CNT</sub>   | Minimum global clock period              |                |             | 5.7 |       | 7.0 |       | 8.6 |       | 10.0 | ns  |  |
| f <sub>CNT</sub>   | Maximum internal global clock frequency  | (4)            | 175.4       |     | 142.9 |     | 116.3 |     | 100.0 |      | MHz |  |
| t <sub>ACNT</sub>  | Minimum array clock period               |                |             | 5.7 |       | 7.0 |       | 8.6 |       | 10.0 | ns  |  |

| Table 29. EPM7064S External Timing Parameters (Part 2 of 2) Note (1) |  |                |       |     |       |       |       |     |       |      |                      |  |
|--|--|----------------|-------|-----|-------|-------|-------|-----|-------|------|----------------------|--|
| Symbol   | Parameter                                | Conditions     |       |     |       | Speed | Grade |     |       |      | Unit                 |  |
|  |  |                | -     | 5   | -     | 6     | -     | 7   | -1    | 10   | ns<br>ns<br>ns<br>ns |  |
|  |  |                | Min   | Max | Min   | Max   | Min   | Max | Min   | Max  |                      |  |
| t <sub>ACO1</sub>  | Array clock to output delay              | C1 = 35 pF     |       | 5.4 |       | 6.7   |       | 7.5 |       | 10.0 | ns                   |  |
| t <sub>ACH</sub>   | Array clock high time                    |                | 2.5   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns                   |  |
| t <sub>ACL</sub>   | Array clock low time                     |                | 2.5   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns                   |  |
| t <sub>CPPW</sub>  | Minimum pulse width for clear and preset | (2)            | 2.5   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns                   |  |
| t <sub>ODH</sub>   | Output data hold time after clock        | C1 = 35 pF (3) | 1.0   |     | 1.0   |       | 1.0   |     | 1.0   |      | ns                   |  |
| t <sub>CNT</sub>   | Minimum global clock period              |                |       | 5.7 |       | 7.1   |       | 8.0 |       | 10.0 | ns                   |  |
| f <sub>CNT</sub>   | Maximum internal global clock frequency  | (4)            | 175.4 |     | 140.8 |       | 125.0 |     | 100.0 |      | MHz                  |  |
| t <sub>ACNT</sub>  | Minimum array clock period               |                |       | 5.7 |       | 7.1   |       | 8.0 |       | 10.0 | ns                   |  |
| f <sub>ACNT</sub>  | Maximum internal array clock frequency   | (4)            | 175.4 |     | 140.8 |       | 125.0 |     | 100.0 |      | MHz                  |  |
| f <sub>MAX</sub>   | Maximum clock frequency                  | (5)            | 250.0 |     | 200.0 |       | 166.7 |     | 125.0 |      | MHz                  |  |

| Table 3           | Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2)Note (1) |                |             |       |     |     |     |     |     |     |    |  |  |
|-------------------|---|----------------|-------------|-------|-----|-----|-----|-----|-----|-----|----|--|--|
| Symbol            | Parameter   | Conditions     | Speed Grade |       |     |     |     |     |     |     |    |  |  |
|                   |   |                | -           | -5 -6 |     |     | -7  |     | -10 |     | •  |  |  |
|                   |   |                | Min         | Max   | Min | Max | Min | Max | Min | Max |    |  |  |
| t <sub>IN</sub>   | Input pad and buffer delay  |                |             | 0.2   |     | 0.2 |     | 0.5 |     | 0.5 | ns |  |  |
| t <sub>IO</sub>   | I/O input pad and buffer delay                                      |                |             | 0.2   |     | 0.2 |     | 0.5 |     | 0.5 | ns |  |  |
| t <sub>FIN</sub>  | Fast input delay  |                |             | 2.2   |     | 2.6 |     | 1.0 |     | 1.0 | ns |  |  |
| t <sub>SEXP</sub> | Shared expander delay   |                |             | 3.1   |     | 3.8 |     | 4.0 |     | 5.0 | ns |  |  |
| $t_{PEXP}$        | Parallel expander delay   |                |             | 0.9   |     | 1.1 |     | 0.8 |     | 0.8 | ns |  |  |
| $t_{LAD}$         | Logic array delay   |                |             | 2.6   |     | 3.2 |     | 3.0 |     | 5.0 | ns |  |  |
| t <sub>LAC</sub>  | Logic control array delay   |                |             | 2.5   |     | 3.2 |     | 3.0 |     | 5.0 | ns |  |  |
| t <sub>IOE</sub>  | Internal output enable delay  |                |             | 0.7   |     | 0.8 |     | 2.0 |     | 2.0 | ns |  |  |
| t <sub>OD1</sub>  | Output buffer and pad delay   | C1 = 35 pF     |             | 0.2   |     | 0.3 |     | 2.0 |     | 1.5 | ns |  |  |
| t <sub>OD2</sub>  | Output buffer and pad delay   | C1 = 35 pF (6) |             | 0.7   |     | 0.8 |     | 2.5 |     | 2.0 | ns |  |  |
| t <sub>OD3</sub>  | Output buffer and pad delay   | C1 = 35 pF     |             | 5.2   |     | 5.3 |     | 7.0 |     | 5.5 | ns |  |  |
| $t_{ZX1}$         | Output buffer enable delay  | C1 = 35 pF     |             | 4.0   |     | 4.0 |     | 4.0 |     | 5.0 | ns |  |  |
| t <sub>ZX2</sub>  | Output buffer enable delay  | C1 = 35 pF (6) |             | 4.5   |     | 4.5 |     | 4.5 |     | 5.5 | ns |  |  |
| t <sub>ZX3</sub>  | Output buffer enable delay  | C1 = 35 pF     |             | 9.0   |     | 9.0 |     | 9.0 |     | 9.0 | ns |  |  |
| $t_{XZ}$          | Output buffer disable delay   | C1 = 5 pF      |             | 4.0   |     | 4.0 |     | 4.0 |     | 5.0 | ns |  |  |
| t <sub>SU</sub>   | Register setup time   |                | 0.8         |       | 1.0 |     | 3.0 |     | 2.0 |     | ns |  |  |
| t <sub>H</sub>    | Register hold time  |                | 1.7         |       | 2.0 |     | 2.0 |     | 3.0 |     | ns |  |  |

| Symbol            | Parameter                         | Conditions | Speed Grade |             |     |      |     |      |     |      | Unit |
|-------------------|-----------------------------------|------------|-------------|-------------|-----|------|-----|------|-----|------|------|
|                   |                                   |            | -           | -5 -6 -7 -1 |     |      |     |      | 10  | -    |      |
|                   |                                   |            | Min         | Max         | Min | Max  | Min | Max  | Min | Max  |      |
| t <sub>FSU</sub>  | Register setup time of fast input |            | 1.9         |             | 1.8 |      | 3.0 |      | 3.0 |      | ns   |
| t <sub>FH</sub>   | Register hold time of fast input  |            | 0.6         |             | 0.7 |      | 0.5 |      | 0.5 |      | ns   |
| t <sub>RD</sub>   | Register delay                    |            |             | 1.2         |     | 1.6  |     | 1.0  |     | 2.0  | ns   |
| t <sub>COMB</sub> | Combinatorial delay               |            |             | 0.9         |     | 1.0  |     | 1.0  |     | 2.0  | ns   |
| t <sub>IC</sub>   | Array clock delay                 |            |             | 2.7         |     | 3.3  |     | 3.0  |     | 5.0  | ns   |
| t <sub>EN</sub>   | Register enable time              |            |             | 2.6         |     | 3.2  |     | 3.0  |     | 5.0  | ns   |
| $t_{GLOB}$        | Global control delay              |            |             | 1.6         |     | 1.9  |     | 1.0  |     | 1.0  | ns   |
| t <sub>PRE</sub>  | Register preset time              |            |             | 2.0         |     | 2.4  |     | 2.0  |     | 3.0  | ns   |
| t <sub>CLR</sub>  | Register clear time               |            |             | 2.0         |     | 2.4  |     | 2.0  |     | 3.0  | ns   |
| t <sub>PIA</sub>  | PIA delay                         | (7)        |             | 1.1         |     | 1.3  |     | 1.0  |     | 1.0  | ns   |
| $t_{LPA}$         | Low-power adder                   | (8)        |             | 12.0        |     | 11.0 |     | 10.0 |     | 11.0 | ns   |

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in the low-power mode.

#### Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in the low-power mode.

# Power Consumption

Supply power (P) versus frequency ( $f_{MAX}$  in MHz) for MAX 7000 devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The  $P_{IO}$  value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I<sub>CCINT</sub> value, which depends on the switching frequency and the application logic, is calculated with the following equation:

$$I_{CCINT} =$$

$$A \times MC_{TON} + B \times (MC_{DEV} - MC_{TON}) + C \times MC_{USED} \times f_{MAX} \times tog_{USED}$$

The parameters in this equation are shown below:

 $MC_{TON}$  = Number of macrocells with the Turbo Bit option turned on,

as reported in the MAX+PLUS II Report File (.rpt)

 $MC_{DEV}$  = Number of macrocells in the device

 $MC_{LISED}$  = Total number of macrocells in the design, as reported

in the MAX+PLUS II Report File (.rpt)


 $f_{MAX}$  = Highest clock frequency to the device


tog<sub>LC</sub> = Average ratio of logic cells toggling at each clock

(typically 0.125)


A, B, C = Constants, shown in Table 39

Figure 15 shows typical supply current versus frequency for MAX 7000S devices.






#### EPM7128S EPM7160S



Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




#### Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 19. 100-Pin Package Pin-Out Diagram

Package outline not drawn to scale.








Figure 20. 160-Pin Package Pin-Out Diagram

Package outline not drawn to scale.









101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

I.S. EN ISO 9001