Intel - EPM7064SLI84-7 Datasheet





Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	68
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7064sli84-7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	 Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest Programming support Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices
General Description	The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) <i>PCI Local Bus Specification, Revision 2.2.</i> See Table 3 for available speed grades.

Device	Speed Grade												
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20			
EPM7032		>	~		>		>	~	 				
EPM7032S	\checkmark	\checkmark	~		 Image: A start of the start of								
EPM7064		>	~		>		>	~					
EPM7064S	\checkmark	\checkmark	~		 Image: A start of the start of								
EPM7096			\checkmark		\checkmark		>	\checkmark					
EPM7128E			~	\checkmark	 Image: A start of the start of		>	~		~			
EPM7128S		\checkmark	~		 Image: A start of the start of			~					
EPM7160E				~	~		\checkmark	~		\checkmark			
EPM7160S		\checkmark	~		 Image: A start of the start of			~					
EPM7192E						~	>	~		>			
EPM7192S			~	1	~	Ī		~					
EPM7256E						~	>	~		>			
EPM7256S			\checkmark		\checkmark			\checkmark					

The MAX 7000 architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. The MAX 7000 architecture easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000 devices are available in a wide range of packages, including PLCC, PGA, PQFP, RQFP, and TQFP packages. See Table 5.

Table 5. M	AX 7000) Maxim	um Use	r I/O Piı	ns N	ote (1)						
Device	44- Pin PLCC	44- Pin PQFP	44- Pin TQFP	68- Pin PLCC	84- Pin PLCC	100- Pin PQFP	100- Pin TQFP	160- Pin PQFP	160- Pin PGA	192- Pin PGA	208- Pin PQFP	208- Pin RQFP
EPM7032	36	36	36									
EPM7032S	36		36									
EPM7064	36		36	52	68	68						
EPM7064S	36		36		68		68					
EPM7096				52	64	76						
EPM7128E					68	84		100				
EPM7128S					68	84	84 (2)	100				
EPM7160E					64	84		104				
EPM7160S					64		84 (2)	104				
EPM7192E								124	124			
EPM7192S								124				
EPM7256E								132 (2)		164		164
EPM7256S											164 (2)	164

Notes:

 When the JTAG interface in MAX 7000S devices is used for either boundary-scan testing or for ISP, four I/O pins become JTAG pins.

(2) Perform a complete thermal analysis before committing a design to this device package. For more information, see the *Operating Requirements for Altera Devices Data Sheet*.

MAX 7000 devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000 architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay (t_{SEXP}) is incurred when shareable expanders are used. Figure 5 shows how shareable expanders can feed multiple macrocells.

Figure 5. Shareable Expanders



Shareable expanders can be shared by any or all macrocells in an LAB.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

Programmable Interconnect Array

Logic is routed between LABs via the programmable interconnect array (PIA). This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000 dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 7 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA has a fixed delay. The PIA thus eliminates skew between signals and makes timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 8 shows the I/O control block for the MAX 7000 family. The I/O control block of EPM7032, EPM7064, and EPM7096 devices has two global output enable signals that are driven by two dedicated active-low output enable pins (OE1 and OE2). The I/O control block of MAX 7000E and MAX 7000S devices has six global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

Figure 8. I/O Control Block of MAX 7000 Devices

EPM7032, EPM7064 & EPM7096 Devices







Note:

(1) The open-drain output option is available only in MAX 7000S devices.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k³4.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The Jam[™] Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

The programming times described in Tables 6 through 8 are associated

Device	Progra	mming	Stand-Alone Verification				
	t _{PPULSE} (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cycle _{VTCK}			
EPM7032S	4.02	342,000	0.03	200,000			
EPM7064S	4.50	504,000	0.03	308,000			
EPM7128S	5.11	832,000	0.03	528,000			
EPM7160S	5.35	1,001,000	0.03	640,000			
EPM7192S	5.71	1,192,000	0.03	764,000			
EPM7256S	6.43	1,603,000	0.03	1,024,000			

with the worst-case method using the enhanced ISP algorithm.

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

Device				1	тск				Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz]
EPM7032S	4.06	4.09	4.19	4.36	4.71	5.73	7.44	10.86	s
EPM7064S	4.55	4.60	4.76	5.01	5.51	7.02	9.54	14.58	S
EPM7128S	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S
EPM7160S	5.45	5.55	5.85	6.35	7.35	10.35	15.36	25.37	S
EPM7192S	5.83	5.95	6.30	6.90	8.09	11.67	17.63	29.55	S
EPM7256S	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S

Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies

Device				f	тск				Units				
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz					
EPM7032S	0.05	0.07	0.13	0.23	0.43	1.03	2.03	4.03	S				
EPM7064S	0.06	0.09	0.18	0.34	0.64	1.57	3.11	6.19	S				
EPM7128S	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	S				
EPM7160S	0.09	0.16	0.35	0.67	1.31	3.23	6.43	12.83	S				
EPM7192S	0.11	0.18	0.41	0.79	1.56	3.85	7.67	15.31	S				
EPM7256S	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	S				

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-Scan Register Length								
Device	Boundary-Scan Register Length							
EPM7032S	1 (1)							
EPM7064S	1 (1)							
EPM7128S	288							
EPM7160S	312							
EPM7192S	360							
EPM7256S	480							

Note:

 This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32	Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)											
Device		IDCODE (32 B	lits)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)								
EPM7032S	0000	0111 0000 0011 0010	00001101110	1								
EPM7064S	0000	0111 0000 0110 0100	00001101110	1								
EPM7128S	0000	0111 0001 0010 1000	00001101110	1								
EPM7160S	0000	0111 0001 0110 0000	00001101110	1								
EPM7192S	0000	0111 0001 1001 0010	00001101110	1								
EPM7256S	0000	0111 0010 0101 0110	00001101110	1								

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Figure 13. Switching Waveforms



Tables 19 through 26 show the MAX 7000 and MAX 7000E AC $\,$ operating conditions.

Symbol	Parameter	Conditions	-6 Spee	d Grade	-7 Spee	d Grade	Unit
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{SU}	Global clock setup time		5.0		6.0		ns
t _H	Global clock hold time		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	2.5		3.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.0		4.5	ns
t _{CH}	Global clock high time		2.5		3.0		ns
t _{CL}	Global clock low time		2.5		3.0		ns
t _{ASU}	Array clock setup time		2.5		3.0		ns
t _{AH}	Array clock hold time		2.0		2.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5	ns
t _{ACH}	Array clock high time		3.0		3.0		ns
t _{ACL}	Array clock low time		3.0		3.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.6		8.0	ns
^f сnт	Maximum internal global clock frequency	(5)	151.5		125.0		MHz
t _{ACNT}	Minimum array clock period			6.6		8.0	ns
facnt	Maximum internal array clock frequency	(5)	151.5		125.0		MHz
f _{MAX}	Maximum clock frequency	(6)	200		166.7		MHz

Symbol	Parameter	Conditions	Speed	Grade -6	Speed (Grade -7	Unit
			Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.4		0.5	ns
t _{IO}	I/O input pad and buffer delay			0.4		0.5	ns
t _{FIN}	Fast input delay	(2)		0.8		1.0	ns
t _{SEXP}	Shared expander delay			3.5		4.0	ns
t _{PEXP}	Parallel expander delay			0.8		0.8	ns
t _{LAD}	Logic array delay			2.0		3.0	ns
t _{LAC}	Logic control array delay			2.0		3.0	ns
t _{IOE}	Internal output enable delay	(2)				2.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 5.0 V$	C1 = 35 pF		2.0		2.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off, V_{CCIO} = 3.3 V	C1 = 35 pF (7)		2.5		2.5	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on, V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		7.0		7.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 5.0 V$	C1 = 35 pF		4.0		4.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF (7)		4.5		4.5	ns
t _{ZX3}	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0	ns
t _{SU}	Register setup time		3.0		3.0		ns
t _H	Register hold time		1.5		2.0		ns
t _{FSU}	Register setup time of fast input	(2)	2.5		3.0		ns
t _{FH}	Register hold time of fast input	(2)	0.5		0.5		ns
t _{RD}	Register delay			0.8		1.0	ns
t _{COMB}	Combinatorial delay			0.8		1.0	ns
t _{IC}	Array clock delay			2.5		3.0	ns
t _{EN}	Register enable time			2.0		3.0	ns
t _{GLOB}	Global control delay			0.8		1.0	ns
t _{PRE}	Register preset time			2.0		2.0	ns
t _{CLR}	Register clear time			2.0		2.0	ns
t _{PIA}	PIA delay			0.8		1.0	ns
t _{LPA}	Low-power adder	(8)		10.0		10.0	ns

Table 2	7. EPM7032S External Timi	ing Parameter	s (Part	2 of 2) No	ote (1)					
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	-	6	-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
f _{ACNT}	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Symbol	Parameter	Conditions	Speed Grade									
			-5		-6		-7		-10		1	
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
t _{FIN}	Fast input delay			2.2		2.1		2.5		1.0	ns	
t _{SEXP}	Shared expander delay			3.1		3.8		4.6		5.0	ns	
t _{PEXP}	Parallel expander delay			0.9		1.1		1.4		0.8	ns	
t _{LAD}	Logic array delay			2.6		3.3		4.0		5.0	ns	
t _{LAC}	Logic control array delay			2.5		3.3		4.0		5.0	ns	
t _{IOE}	Internal output enable delay			0.7		0.8		1.0		2.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns	
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
t _{SU}	Register setup time		0.8		1.0		1.3		2.0		ns	
t _H	Register hold time		1.7		2.0		2.5		3.0		ns	
t _{FSU}	Register setup time of fast input		1.9		1.8		1.7		3.0		ns	
t _{FH}	Register hold time of fast input		0.6		0.7		0.8		0.5		ns	
t _{RD}	Register delay			1.2		1.6		1.9		2.0	ns	
t _{COMB}	Combinatorial delay			0.9		1.1		1.4		2.0	ns	
t _{IC}	Array clock delay			2.7		3.4		4.2		5.0	ns	
t _{EN}	Register enable time			2.6		3.3		4.0		5.0	ns	
t _{GLOB}	Global control delay			1.6		1.4		1.7		1.0	ns	
t _{PRE}	Register preset time			2.0		2.4		3.0		3.0	ns	
t _{CLR}	Register clear time			2.0		2.4		3.0		3.0	ns	

Table 29. EPM7064S External Timing Parameters (Part 2 of 2) Note (1)												
Symbol	Parameter	Conditions	Speed Grade									
			-5		-6		-7		-10		1	
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.7		7.5		10.0	ns	
t _{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns	
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns	
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns	
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns	
t _{CNT}	Minimum global clock period			5.7		7.1		8.0		10.0	ns	
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		140.8		125.0		100.0		MHz	
t _{ACNT}	Minimum array clock period			5.7		7.1		8.0		10.0	ns	
f _{acnt}	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz	
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz	

Г

Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade									
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t _{FIN}	Fast input delay			2.2		2.6		1.0		1.0	ns	
t _{SEXP}	Shared expander delay			3.1		3.8		4.0		5.0	ns	
t _{PEXP}	Parallel expander delay			0.9		1.1		0.8		0.8	ns	
t _{LAD}	Logic array delay			2.6		3.2		3.0		5.0	ns	
t _{LAC}	Logic control array delay			2.5		3.2		3.0		5.0	ns	
t _{IOE}	Internal output enable delay			0.7		0.8		2.0		2.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		2.0		1.5	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		2.5		2.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		7.0		5.5	ns	
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
t _{SU}	Register setup time		0.8		1.0		3.0		2.0		ns	
t _H	Register hold time		1.7		2.0		2.0		3.0		ns	

Symbol	Parameter	Conditions	Speed Grade								
			-7		-10		-15				
			Min	Max	Min	Max	Min	Max	1		
t _H	Register hold time		1.7		3.0		4.0		ns		
t _{FSU}	Register setup time of fast input		2.3		3.0		2.0		ns		
t _{FH}	Register hold time of fast input		0.7		0.5		1.0		ns		
t _{RD}	Register delay			1.4		2.0		1.0	ns		
t _{COMB}	Combinatorial delay			1.2		2.0		1.0	ns		
t _{IC}	Array clock delay			3.2		5.0		6.0	ns		
t _{EN}	Register enable time			3.1		5.0		6.0	ns		
t _{GLOB}	Global control delay			2.5		1.0		1.0	ns		
t _{PRE}	Register preset time			2.7		3.0		4.0	ns		
t _{CLR}	Register clear time			2.7		3.0		4.0	ns		
t _{PIA}	PIA delay	(7)		2.4		1.0		2.0	ns		
t _{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns		

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Symbol	Parameter	Conditions	Speed Grade							
			-	7	-1	10	-15		1	
			Min	Max	Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns	
t _{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
t _{FIN}	Fast input delay			3.4		1.0		2.0	ns	
t _{SEXP}	Shared expander delay			3.9		5.0		8.0	ns	
t _{PEXP}	Parallel expander delay			1.1		0.8		1.0	ns	
t _{LAD}	Logic array delay			2.6		5.0		6.0	ns	
t _{LAC}	Logic control array delay			2.6		5.0		6.0	ns	
t _{IOE}	Internal output enable delay			0.8		2.0		3.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns	
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
t _{SU}	Register setup time		1.1		2.0		4.0		ns	
t _H	Register hold time		1.6		3.0		4.0		ns	
t _{FSU}	Register setup time of fast input		2.4		3.0		2.0		ns	
t _{FH}	Register hold time of fast input		0.6		0.5		1.0		ns	
t _{RD}	Register delay			1.1		2.0		1.0	ns	
t _{COMB}	Combinatorial delay			1.1		2.0		1.0	ns	
t _{IC}	Array clock delay			2.9		5.0		6.0	ns	
t _{EN}	Register enable time			2.6		5.0		6.0	ns	
t _{GLOB}	Global control delay			2.8		1.0		1.0	ns	
t _{PRE}	Register preset time			2.7		3.0		4.0	ns	
t _{CLR}	Register clear time			2.7		3.0		4.0	ns	
t _{PIA}	PIA delay	(7)		3.0		1.0		2.0	ns	
t _{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns	

Figure 14 shows typical supply current versus frequency for MAX 7000 devices.





EPM7096



Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.



Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



84-Pin PLCC

Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.

Revision History

The information contained in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7 supersedes information published in previous versions. The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7:

Version 6.7

The following changes were made in the *MAX* 7000 *Programmable Logic Device Family Data Sheet* version 6.7:

Reference to AN 88: Using the Jam Language for ISP & ICR via an Embedded Processor has been replaced by AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

Version 6.6

The following changes were made in the *MAX* 7000 *Programmable Logic Device Family Data Sheet* version 6.6:

- Added Tables 6 through 8.
- Added "Programming Sequence" section on page 17 and "Programming Times" section on page 18.

Version 6.5

The following changes were made in the *MAX* 7000 *Programmable Logic Device Family Data Sheet* version 6.5:

Updated text on page 16.

Version 6.4

The following changes were made in the *MAX* 7000 *Programmable Logic Device Family Data Sheet* version 6.4:

Added Note (5) on page 28.

Version 6.3

The following changes were made in the *MAX* 7000 *Programmable Logic Device Family Data Sheet* version 6.3:

 Updated the "Open-Drain Output Option (MAX 7000S Devices Only)" section on page 20.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability

arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation