

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 7.5 ns |
| Voltage Supply - Internal | 4.75V ~ 5.25V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | 1250 |
| Number of I/O | 36 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm7064stc44-7f |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 4 shows a MAX 7000E and MAX 7000S device macrocell.

Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.



For more information on using the Jam language, refer to AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000S device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programmable Speed/Power Control

MAX 7000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000 device for either high-speed (i.e., with the Turbo BitTM option turned on) or low-power (i.e., with the Turbo Bit option turned off) operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , and t_{SEXP} , t_{ACL} , and t_{CPPW} parameters.

Output Configuration

MAX 7000 device outputs can be programmed to meet a variety of system-level requirements.

MultiVolt I/O Interface

MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with systems that have differing supply voltages. The 5.0-V devices in all packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V $V_{\rm CCINT}$ level, input voltage thresholds are at TTL levels, and are therefore compatible with both 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V supply, the output levels are compatible with 5.0-V systems. When $V_{\rm CCIO}$ is connected to a 3.3-V supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels lower than 4.75 V incur a nominally greater timing delay of $t_{\rm OD2}$ instead of $t_{\rm OD1}$.

Open-Drain Output Option (MAX 7000S Devices Only)

MAX 7000S devices provide an optional open-drain (functionally equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

| Table 10. MAX 7000S Boundary-Sca | an Register Length |
|----------------------------------|-------------------------------|
| Device | Boundary-Scan Register Length |
| EPM7032S | 1 (1) |
| EPM7064S | 1 (1) |
| EPM7128S | 288 |
| EPM7160S | 312 |
| EPM7192S | 360 |
| EPM7256S | 480 |

Note:

(1) This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

| Table 11. 32 | Table 11. 32-Bit MAX 7000 Device IDCODE Note (1) | | | | | | | | | |
|--------------|--|-----------------------|--------------------------------------|------------------|--|--|--|--|--|--|
| Device | | IDCODE (32 B | Bits) | | | | | | | |
| | Version (4 Bits) | Part Number (16 Bits) | Manufacturer's Identity (11 Bits) | 1 (1 Bit) (2) | | | | | | |
| EPM7032S | 0000 | 0111 0000 0011 0010 | 00001101110 | 1 | | | | | | |
| EPM7064S | 0000 | 0111 0000 0110 0100 | 00001101110 | 1 | | | | | | |
| EPM7128S | 0000 | 0111 0001 0010 1000 | 00001101110 | 1 | | | | | | |
| EPM7160S | 0000 | 0111 0001 0110 0000 | 00001101110 | 1 | | | | | | |
| EPM7192S | 0000 | 0111 0001 1001 0010 | 00001101110 | 1 | | | | | | |
| EPM7256S | 0000 | 0111 0010 0101 0110 | 00001101110 | 1 | | | | | | |

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Design Security


All MAX 7000 devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

Each MAX 7000 device is functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 10. Test patterns can be used and then erased during early stages of the production flow.

Figure 10. MAX 7000 AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground. significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices and outputs. Numbers without brackets are for 3.3-V devices and outputs.



QFP Carrier & Development Socket

MAX 7000 and MAX 7000E devices in QFP packages with 100 or more pins are shipped in special plastic carriers to protect the QFP leads. The carrier is used with a prototype development socket and special programming hardware available from Altera. This carrier technology makes it possible to program, test, erase, and reprogram a device without exposing the leads to mechanical stress.



For detailed information and carrier dimensions, refer to the *QFP Carrier & Development Socket Data Sheet*.



MAX 7000S devices are not shipped in carriers.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------------|--|--|-------------------------|--------------------------|------|
| V _{IH} | High-level input voltage | | 2.0 | V _{CCINT} + 0.5 | V |
| V _{IL} | Low-level input voltage | | -0.5 (8) | 0.8 | V |
| V _{OH} | 5.0-V high-level TTL output voltage | I _{OH} = -4 mA DC, V _{CCIO} = 4.75 V (10) | 2.4 | | V |
| | 3.3-V high-level TTL output voltage | I _{OH} = -4 mA DC, V _{CCIO} = 3.00 V (10) | 2.4 | | V |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V} (10)$ | V _{CCIO} - 0.2 | | V |
| V _{OL} | 5.0-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (11) | | 0.45 | V |
| | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11) | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | $I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}(11)$ | | 0.2 | V |
| lı | Leakage current of dedicated input pins | $V_I = -0.5 \text{ to } 5.5 \text{ V } (11)$ | -10 | 10 | μА |
| l _{OZ} | I/O pin tri-state output off-state current | $V_I = -0.5 \text{ to } 5.5 \text{ V } (11), (12)$ | -40 | 40 | μА |

| Table 1 | 6. MAX 7000 5.0-V Device Capa | ncitance: EPM7032, EPM7064 & EPM7 | 7096 Devices | Note (1 | 3) |
|------------------|-------------------------------|-------------------------------------|--------------|---------|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 12 | pF |

| Table 1 | 7. MAX 7000 5.0-V Device Capa | acitance: MAX 7000E Devices Note | (13) | | |
|------------------|-------------------------------|-------------------------------------|------|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 15 | pF |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 15 | pF |

| Table 1 | 8. MAX 7000 5.0-V Device Capa | acitance: MAX 7000S Devices Note | (13) | | |
|------------------|---------------------------------|-------------------------------------|------|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Dedicated input pin capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF |
| C _{I/O} | I/O pin capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF |

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage on I/O pins is –0.5 V and on 4 dedicated input pins is –0.3 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) V_{CC} must rise monotonically.
- (5) The POR time for all 7000S devices does not exceed 300 μs. The sufficient V_{CCINT} voltage level for POR is 4.5 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (6) 3.3-V I/O operation is not available for 44-pin packages.
- (7) The V_{CCISP} parameter applies only to MAX 7000S devices.
- (8) During in-system programming, the minimum DC input voltage is –0.3 V.
- (9) These values are specified under the MAX 7000 recommended operating conditions in Table 14 on page 26.
- (10) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (11) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current.
- (12) When the JTAG interface is enabled in MAX 7000S devices, the input leakage current on the JTAG pins is typically -60 uA.
- (13) Capacitance is measured at 25° C and is sample-tested only. The OE1 pin has a maximum capacitance of 20 pF.

Figure 11 shows the typical output drive characteristics of MAX 7000 devices.





Figure 11. Output Drive Characteristics of 5.0-V MAX 7000 Devices

Timing Model

MAX 7000 device timing can be analyzed with the Altera software, with a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 12. MAX 7000 devices have fixed internal delays that enable the designer to determine the worst-case timing of any design. The Altera software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for a device-wide performance evaluation.

Figure 13. Switching Waveforms



30 Altera Corporation

Register Output to Pin

Tables 19 through 26 show the MAX 7000 and MAX 7000E AC operating conditions.

| Symbol | Parameter | Conditions | -6 Speed Grade | | -7 Spee | Unit | |
|-------------------|--|----------------|----------------|-----|---------|------|-----|
| | | | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF | | 6.0 | | 7.5 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF | | 6.0 | | 7.5 | ns |
| t _{SU} | Global clock setup time | | 5.0 | | 6.0 | | ns |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | (2) | 2.5 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | (2) | 0.5 | | 0.5 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 4.0 | | 4.5 | ns |
| t _{CH} | Global clock high time | | 2.5 | | 3.0 | | ns |
| t _{CL} | Global clock low time | | 2.5 | | 3.0 | | ns |
| t _{ASU} | Array clock setup time | | 2.5 | | 3.0 | | ns |
| t _{AH} | Array clock hold time | | 2.0 | | 2.0 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 6.5 | | 7.5 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 3.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 3.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 3.0 | | 3.0 | | ns |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (4) | 1.0 | | 1.0 | | ns |
| t _{CNT} | Minimum global clock period | | | 6.6 | | 8.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (5) | 151.5 | | 125.0 | | MHz |
| t _{ACNT} | Minimum array clock period | | | 6.6 | | 8.0 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (5) | 151.5 | | 125.0 | | MHz |
| f _{MAX} | Maximum clock frequency | (6) | 200 | | 166.7 | | MHz |

| Symbol | Parameter | Conditions | | Speed | Grade | | Unit | |
|-------------------|--|----------------|---------|------------------|-------|-----------------------------------|------|--|
| | | | MAX 700 | MAX 7000E (-10P) | | MAX 7000 (-10) MAX 7000E (-10) | | |
| | | | Min | Max | Min | Max | | |
| t _{IN} | Input pad and buffer delay | | | 0.5 | | 1.0 | ns | |
| t _{IO} | I/O input pad and buffer delay | | | 0.5 | | 1.0 | ns | |
| t _{FIN} | Fast input delay | (2) | | 1.0 | | 1.0 | ns | |
| t _{SEXP} | Shared expander delay | | | 5.0 | | 5.0 | ns | |
| t _{PEXP} | Parallel expander delay | | | 0.8 | | 0.8 | ns | |
| t_{LAD} | Logic array delay | | | 5.0 | | 5.0 | ns | |
| t _{LAC} | Logic control array delay | | | 5.0 | | 5.0 | ns | |
| t _{IOE} | Internal output enable delay | (2) | | 2.0 | | 2.0 | ns | |
| t _{OD1} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 1.5 | | 2.0 | ns | |
| t _{OD2} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 2.0 | | 2.5 | ns | |
| t _{OD3} | Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 5.5 | | 6.0 | ns | |
| t _{ZX1} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 5.0 | | 5.0 | ns | |
| t _{ZX2} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 5.5 | | 5.5 | ns | |
| t _{ZX3} | Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 9.0 | | 9.0 | ns | |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 5.0 | | 5.0 | ns | |
| t_{SU} | Register setup time | | 2.0 | | 3.0 | | ns | |
| t_H | Register hold time | | 3.0 | | 3.0 | | ns | |
| t _{FSU} | Register setup time of fast input | (2) | 3.0 | | 3.0 | | ns | |
| t_{FH} | Register hold time of fast input | (2) | 0.5 | | 0.5 | | ns | |
| t_{RD} | Register delay | | | 2.0 | | 1.0 | ns | |
| t _{COMB} | Combinatorial delay | | | 2.0 | | 1.0 | ns | |
| t _{IC} | Array clock delay | | | 5.0 | | 5.0 | ns | |
| t_{EN} | Register enable time | | | 5.0 | | 5.0 | ns | |
| t _{GLOB} | Global control delay | | | 1.0 | | 1.0 | ns | |
| t _{PRE} | Register preset time | | | 3.0 | | 3.0 | ns | |
| t _{CLR} | Register clear time | | | 3.0 | | 3.0 | ns | |
| t_{PIA} | PIA delay | | | 1.0 | | 1.0 | ns | |
| t _{LPA} | Low-power adder | (8) | | 11.0 | | 11.0 | ns | |

| Table 2 | 5. MAX 7000 & MAX 7000E | External Timing I | Paramete | ers / | lote (1) | | | | |
|-------------------|--|-------------------|----------|-------|----------|-------|------|------|------|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
| | | | - | -15 | | -15T | | -20 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF | | 15.0 | | 15.0 | | 20.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF | | 15.0 | | 15.0 | | 20.0 | ns |
| t _{SU} | Global clock setup time | | 11.0 | | 11.0 | | 12.0 | | ns |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | (2) | 3.0 | | - | | 5.0 | | ns |
| t _{FH} | Global clock hold time of fast input | (2) | 0.0 | | - | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 8.0 | | 8.0 | | 12.0 | ns |
| t _{CH} | Global clock high time | | 5.0 | | 6.0 | | 6.0 | | ns |
| t _{CL} | Global clock low time | | 5.0 | | 6.0 | | 6.0 | | ns |
| t _{ASU} | Array clock setup time | | 4.0 | | 4.0 | | 5.0 | | ns |
| t _{AH} | Array clock hold time | | 4.0 | | 4.0 | | 5.0 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 15.0 | | 15.0 | | 20.0 | ns |
| t _{ACH} | Array clock high time | | 6.0 | | 6.5 | | 8.0 | | ns |
| t _{ACL} | Array clock low time | | 6.0 | | 6.5 | | 8.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 6.0 | | 6.5 | | 8.0 | | ns |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (4) | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{CNT} | Minimum global clock period | | | 13.0 | | 13.0 | | 16.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (5) | 76.9 | | 76.9 | | 62.5 | | MHz |
| t _{ACNT} | Minimum array clock period | | | 13.0 | | 13.0 | | 16.0 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (5) | 76.9 | | 76.9 | | 62.5 | | MHz |
| f _{MAX} | Maximum clock frequency | (6) | 100 | | 83.3 | _ | 83.3 | _ | MHz |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | |
|-------------------|--|----------------|-------------|------|------|------|-----|------|----|
| | | | - | 15 | -15T | | -20 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 2.0 | | 2.0 | | 3.0 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 2.0 | | 2.0 | | 3.0 | ns |
| t _{FIN} | Fast input delay | (2) | | 2.0 | | _ | | 4.0 | ns |
| t _{SEXP} | Shared expander delay | | | 8.0 | | 10.0 | | 9.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 1.0 | | 1.0 | | 2.0 | ns |
| t _{LAD} | Logic array delay | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{LAC} | Logic control array delay | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{IOE} | Internal output enable delay | (2) | | 3.0 | | _ | | 4.0 | ns |
| t _{OD1} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{OD2} | Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 5.0 | | - | | 6.0 | ns |
| t _{OD3} | Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 8.0 | | - | | 9.0 | ns |
| t _{ZX1} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V | C1 = 35 pF | | 6.0 | | 6.0 | | 10.0 | ns |
| t _{ZX2} | Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF (7) | | 7.0 | | - | | 11.0 | ns |
| t _{ZX3} | Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V | C1 = 35 pF (2) | | 10.0 | | - | | 14.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 6.0 | | 6.0 | | 10.0 | ns |
| t _{SU} | Register setup time | | 4.0 | | 4.0 | | 4.0 | | ns |
| t _H | Register hold time | | 4.0 | | 4.0 | | 5.0 | | ns |
| t _{FSU} | Register setup time of fast input | (2) | 2.0 | | - | | 4.0 | | ns |
| t _{FH} | Register hold time of fast input | (2) | 2.0 | | - | | 3.0 | | ns |
| t _{RD} | Register delay | | | 1.0 | | 1.0 | | 1.0 | ns |
| t _{COMB} | Combinatorial delay | | | 1.0 | | 1.0 | | 1.0 | ns |
| t _{IC} | Array clock delay | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{EN} | Register enable time | | | 6.0 | | 6.0 | | 8.0 | ns |
| t _{GLOB} | Global control delay | | | 1.0 | | 1.0 | | 3.0 | ns |
| t _{PRE} | Register preset time | | | 4.0 | | 4.0 | | 4.0 | ns |
| t _{CLR} | Register clear time | | | 4.0 | | 4.0 | | 4.0 | ns |
| t _{PIA} | PIA delay | | | 2.0 | | 2.0 | | 3.0 | ns |
| t _{LPA} | Low-power adder | (8) | | 13.0 | | 15.0 | | 15.0 | ns |

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The f_{MAX} values represent the highest frequency for pipelined data.
- (7) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 27 and 28 show the EPM7032S AC operating conditions.

| Table 2 | 77. EPM7032\$ External Time | ing Parameter | s (Part | 1 of 2 |) No | ote (1) | | | | | |
|-------------------|--|----------------|---------|--------|-------------|---------|-------|-----|-------|------|------|
| Symbol | Parameter | Conditions | | | | Speed | Grade | | | | Unit |
| | | | - | -5 | | -6 | | -7 | | -10 | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF | | 5.0 | | 6.0 | | 7.5 | | 10.0 | ns |
| t _{SU} | Global clock setup time | | 2.9 | | 4.0 | | 5.0 | | 7.0 | | ns |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 2.5 | | 2.5 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | 0.5 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 3.2 | | 3.5 | | 4.3 | | 5.0 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | | 0.7 | | 0.9 | | 1.1 | | 2.0 | | ns |
| t _{AH} | Array clock hold time | | 1.8 | | 2.1 | | 2.7 | | 3.0 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 5.4 | | 6.6 | | 8.2 | | 10.0 | ns |
| t _{ACH} | Array clock high time | | 2.5 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.5 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (2) | 2.5 | | 2.5 | | 3.0 | | 4.0 | | ns |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (3) | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{CNT} | Minimum global clock period | | | 5.7 | | 7.0 | | 8.6 | | 10.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (4) | 175.4 | | 142.9 | | 116.3 | | 100.0 | | MHz |
| t _{ACNT} | Minimum array clock period | | | 5.7 | | 7.0 | | 8.6 | | 10.0 | ns |

Tables 31 and 32 show the EPM7128S AC operating conditions.

| Table 31. EPM7128S External Timing Parameters Note (1) | | | | | | | | | | | |
|--|--|----------------|-------------|-----|-------|-----|-------|------|-------|------|------|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | Unit |
| | | | -6 | | -7 | | -10 | | -15 | | 1 |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF | | 6.0 | | 7.5 | | 10.0 | | 15.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF | | 6.0 | | 7.5 | | 10.0 | | 15.0 | ns |
| t _{SU} | Global clock setup time | | 3.4 | | 6.0 | | 7.0 | | 11.0 | | ns |
| t _H | Global clock hold time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.5 | | 0.5 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | | 4.0 | | 4.5 | | 5.0 | | 8.0 | ns |
| t _{CH} | Global clock high time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns |
| t _{CL} | Global clock low time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns |
| t _{ASU} | Array clock setup time | | 0.9 | | 3.0 | | 2.0 | | 4.0 | | ns |
| t _{AH} | Array clock hold time | | 1.8 | | 2.0 | | 5.0 | | 4.0 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF | | 6.5 | | 7.5 | | 10.0 | | 15.0 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 3.0 | | 4.0 | | 6.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 3.0 | | 4.0 | | 6.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (2) | 3.0 | | 3.0 | | 4.0 | | 6.0 | | ns |
| t _{ODH} | Output data hold time after clock | C1 = 35 pF (3) | 1.0 | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{CNT} | Minimum global clock period | | | 6.8 | | 8.0 | | 10.0 | | 13.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (4) | 147.1 | | 125.0 | | 100.0 | | 76.9 | | MHz |
| t _{ACNT} | Minimum array clock period | | | 6.8 | | 8.0 | | 10.0 | | 13.0 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (4) | 147.1 | | 125.0 | | 100.0 | | 76.9 | | MHz |
| f _{MAX} | Maximum clock frequency | (5) | 166.7 | | 166.7 | | 125.0 | | 100.0 | | MHz |


| Table 36. EPM7192S Internal Timing Parameters (Part 2 of 2) Note (1) | | | | | | | | | | |
|--|-----------------------------------|------------|-------------|------|-----|------|-----|------|----|--|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | |
| | | | -7 | | -10 | | -15 | | | |
| | | | Min | Max | Min | Max | Min | Max | | |
| t _H | Register hold time | | 1.7 | | 3.0 | | 4.0 | | ns | |
| t _{FSU} | Register setup time of fast input | | 2.3 | | 3.0 | | 2.0 | | ns | |
| t _{FH} | Register hold time of fast input | | 0.7 | | 0.5 | | 1.0 | | ns | |
| t _{RD} | Register delay | | | 1.4 | | 2.0 | | 1.0 | ns | |
| t _{COMB} | Combinatorial delay | | | 1.2 | | 2.0 | | 1.0 | ns | |
| t_{IC} | Array clock delay | | | 3.2 | | 5.0 | | 6.0 | ns | |
| t _{EN} | Register enable time | | | 3.1 | | 5.0 | | 6.0 | ns | |
| t_{GLOB} | Global control delay | | | 2.5 | | 1.0 | | 1.0 | ns | |
| t _{PRE} | Register preset time | | | 2.7 | | 3.0 | | 4.0 | ns | |
| t _{CLR} | Register clear time | | | 2.7 | | 3.0 | | 4.0 | ns | |
| t _{PIA} | PIA delay | (7) | | 2.4 | | 1.0 | | 2.0 | ns | |
| t_{LPA} | Low-power adder | (8) | | 10.0 | | 11.0 | | 13.0 | ns | |

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Figure 14 shows typical supply current versus frequency for MAX 7000 devices.

Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 1 of 2)



EPM7096





Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 2 of 2)







Figure 15. I_{CC} vs. Frequency for MAX 7000S Devices (Part 2 of 2)




Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.

Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

