



Welcome to **E-XFL.COM**

Understanding <u>Embedded - CPLDs (Complex Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	68
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7128elc84-15yy

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices.




Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram




Figure 4 shows a MAX 7000E and MAX 7000S device macrocell.

Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:


- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.


For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Figure 8. I/O Control Block of MAX 7000 Devices

EPM7032, EPM7064 & EPM7096 Devices



MAX 7000E & MAX 7000S Devices



Note:

(1) The open-drain output option is available only in MAX 7000S devices.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k%.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The JamTM Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.



For more information on using the Jam language, refer to AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000S device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programmable Speed/Power Control

MAX 7000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000 device for either high-speed (i.e., with the Turbo BitTM option turned on) or low-power (i.e., with the Turbo Bit option turned off) operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , and t_{SEXP} , t_{ACL} , and t_{CPPW} parameters.

Output Configuration

MAX 7000 device outputs can be programmed to meet a variety of system-level requirements.

MultiVolt I/O Interface

MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with systems that have differing supply voltages. The 5.0-V devices in all packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V $V_{\rm CCINT}$ level, input voltage thresholds are at TTL levels, and are therefore compatible with both 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V supply, the output levels are compatible with 5.0-V systems. When $V_{\rm CCIO}$ is connected to a 3.3-V supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels lower than 4.75 V incur a nominally greater timing delay of $t_{\rm OD2}$ instead of $t_{\rm OD1}$.

Open-Drain Output Option (MAX 7000S Devices Only)

MAX 7000S devices provide an optional open-drain (functionally equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IH}	High-level input voltage		2.0	V _{CCINT} + 0.5	V
V _{IL}	Low-level input voltage		-0.5 (8)	0.8	V
V _{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V} (10)$	2.4		V
	3.3-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (10)$	2.4		V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V } (10)$	V _{CCIO} - 0.2		V
V _{OL}	5.0-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (11)		0.45	V
	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11)		0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 V(11)$		0.2	V
I _I	Leakage current of dedicated input pins	V _I = -0.5 to 5.5 V (11)	-10	10	μА
l _{OZ}	I/O pin tri-state output off-state current	V _I = -0.5 to 5.5 V (11), (12)	-40	40	μА

Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices									
Symbol	Parameter	Min	Max	Unit					
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		12	pF				
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		12	pF				

Table 1	Table 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices Note (13)										
Symbol	Parameter	Conditions	Min	Max	Unit						
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		15	pF						
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		15	pF						

Table 1	Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S Devices Note (13)											
Symbol	Parameter	Conditions	Min	Max	Unit							
C _{IN}	Dedicated input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF							
C _{I/O}	I/O pin capacitance		10	pF								

Table 2	21. MAX 7000 & MAX 7000E Ext	ernal Timing Param	eters Note	(1)			
Symbol	Parameter	Conditions		Speed (Grade		Unit
			MAX 700	0E (-10P)		000 (-10) 00E (-10)	
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		10.0		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		10.0		10.0	ns
t _{SU}	Global clock setup time		7.0		8.0		ns
t _H	Global clock hold time		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		5.0		5	ns
t _{CH}	Global clock high time		4.0		4.0		ns
t _{CL}	Global clock low time		4.0		4.0		ns
t _{ASU}	Array clock setup time		2.0		3.0		ns
t _{AH}	Array clock hold time		3.0		3.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		10.0		10.0	ns
t _{ACH}	Array clock high time		4.0		4.0		ns
t _{ACL}	Array clock low time		4.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t _{CNT}	Minimum global clock period			10.0		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(5)	100.0		100.0		MHz
t _{ACNT}	Minimum array clock period			10.0		10.0	ns
f _{ACNT}	Maximum internal array clock frequency	(5)	100.0		100.0		MHz
f _{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz

Table 2	5. MAX 7000 & MAX 7000E	External Timing I	Paramete	ers /	lote (1)				
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	15	-1	5T	-2	20	
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns
t _{SU}	Global clock setup time		11.0		11.0		12.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	3.0		-		5.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.0		-		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		8.0		8.0		12.0	ns
t _{CH}	Global clock high time		5.0		6.0		6.0		ns
t _{CL}	Global clock low time		5.0		6.0		6.0		ns
t _{ASU}	Array clock setup time		4.0		4.0		5.0		ns
t _{AH}	Array clock hold time		4.0		4.0		5.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		15.0		15.0		20.0	ns
t _{ACH}	Array clock high time		6.0		6.5		8.0		ns
t _{ACL}	Array clock low time		6.0		6.5		8.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	6.0		6.5		8.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			13.0		13.0		16.0	ns
f _{CNT}	Maximum internal global clock frequency	(5)	76.9		76.9		62.5		MHz
t _{ACNT}	Minimum array clock period			13.0		13.0		16.0	ns
f _{ACNT}	Maximum internal array clock frequency	(5)	76.9		76.9		62.5		MHz
f _{MAX}	Maximum clock frequency	(6)	100		83.3	_	83.3	_	MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	15	-1	5T	-2	20	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			2.0		2.0		3.0	ns
t _{IO}	I/O input pad and buffer delay			2.0		2.0		3.0	ns
t _{FIN}	Fast input delay	(2)		2.0		_		4.0	ns
t _{SEXP}	Shared expander delay			8.0		10.0		9.0	ns
t _{PEXP}	Parallel expander delay			1.0		1.0		2.0	ns
t _{LAD}	Logic array delay			6.0		6.0		8.0	ns
t _{LAC}	Logic control array delay			6.0		6.0		8.0	ns
t _{IOE}	Internal output enable delay	(2)		3.0		_		4.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		4.0		4.0		5.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		5.0		-		6.0	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		8.0		-		9.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		6.0		6.0		10.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		7.0		-		11.0	ns
t _{ZX3}	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		10.0		-		14.0	ns
t_{XZ}	Output buffer disable delay	C1 = 5 pF		6.0		6.0		10.0	ns
t _{SU}	Register setup time		4.0		4.0		4.0		ns
t _H	Register hold time		4.0		4.0		5.0		ns
t _{FSU}	Register setup time of fast input	(2)	2.0		-	İ	4.0	İ	ns
t _{FH}	Register hold time of fast input	(2)	2.0		-		3.0		ns
t _{RD}	Register delay			1.0		1.0		1.0	ns
t _{COMB}	Combinatorial delay			1.0		1.0		1.0	ns
t _{IC}	Array clock delay			6.0		6.0		8.0	ns
t _{EN}	Register enable time			6.0		6.0		8.0	ns
t _{GLOB}	Global control delay			1.0		1.0		3.0	ns
t _{PRE}	Register preset time			4.0		4.0		4.0	ns
t _{CLR}	Register clear time			4.0		4.0		4.0	ns
t _{PIA}	PIA delay		1	2.0		2.0		3.0	ns
t _{LPA}	Low-power adder	(8)		13.0		15.0		15.0	ns

Table 28. EPM7032S Internal Timing Parameters Note (1)											
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	-5 -6 -7 -10							
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{PIA}	PIA delay	(7)		1.1		1.1		1.4		1.0	ns
t_{LPA}	Low-power adder	(8)		12.0		10.0		10.0		11.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Tables 29 and 30 show the EPM7064S AC operating conditions.

Table 2	9. EPM7064\$ External Time	ing Parameters	(Part	1 of 2)	No	nte (1)					
Symbol	Parameter	Conditions				Speed	Grade)			Unit
			-	5	-	6	-	7	-1	10	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t _{SU}	Global clock setup time		2.9		3.6		6.0		7.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.2		4.0		4.5		5.0	ns
t _{CH}	Global clock high time		2.0		2.5		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		2.5		3.0		4.0		ns
t _{ASU}	Array clock setup time		0.7		0.9		3.0		2.0		ns
t _{AH}	Array clock hold time		1.8		2.1		2.0		3.0		ns

Table 2	9. EPM7064\$ External Timi	ing Parameters	(Part 2	2 of 2)	No	te (1)					
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	-	6	-	7	-1	10	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.7		7.5		10.0	ns
t _{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			5.7		7.1		8.0		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
t _{ACNT}	Minimum array clock period			5.7		7.1		8.0		10.0	ns
f _{ACNT}	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Table 3	O. EPM7064\$ Internal Tim	ing Parameters	(Part	1 of 2)	No	te (1)					
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	-	6	-	7	-1	10	
			Min	Max	Min	Max	Min	Max	Min	Max	
t_{IN}	Input pad and buffer delay			0.2		0.2		0.5		0.5	ns
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns
t _{FIN}	Fast input delay			2.2		2.6		1.0		1.0	ns
t _{SEXP}	Shared expander delay			3.1		3.8		4.0		5.0	ns
t _{PEXP}	Parallel expander delay			0.9		1.1		0.8		0.8	ns
t_{LAD}	Logic array delay			2.6		3.2		3.0		5.0	ns
t _{LAC}	Logic control array delay			2.5		3.2		3.0		5.0	ns
t _{IOE}	Internal output enable delay			0.7		0.8		2.0		2.0	ns
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		2.0		1.5	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		2.5		2.0	ns
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		7.0		5.5	ns
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t_{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t _{SU}	Register setup time		0.8		1.0		3.0		2.0		ns
t _H	Register hold time		1.7		2.0		2.0		3.0		ns


Tables 31 and 32 show the EPM7128S AC operating conditions.

Table 3	11. EPM7128\$ External Time	15.0 ns 15.0									
Symbol	Parameter	Conditions	Speed Grade							Unit	
			-6		-7		-10		-15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{SU}	Global clock setup time		3.4		6.0		7.0		11.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.0		4.5		5.0		8.0	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time		0.9		3.0		2.0		4.0		ns
t _{AH}	Array clock hold time		1.8		2.0		5.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5		10.0		15.0	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		6.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		3.0		4.0		6.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.8		8.0		10.0		13.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	147.1		125.0		100.0		76.9		MHz
t _{ACNT}	Minimum array clock period			6.8		8.0		10.0		13.0	ns
f _{ACNT}	Maximum internal array clock frequency	(4)	147.1		125.0		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz

Table 39. MAX 7000 I _{CC} Equation Constants										
Device	Α	В	С							
EPM7032	1.87	0.52	0.144							
EPM7064	1.63	0.74	0.144							
EPM7096	1.63	0.74	0.144							
EPM7128E	1.17	0.54	0.096							
EPM7160E	1.17	0.54	0.096							
EPM7192E	1.17	0.54	0.096							
EPM7256E	1.17	0.54	0.096							
EPM7032S	0.93	0.40	0.040							
EPM7064S	0.93	0.40	0.040							
EPM7128S	0.93	0.40	0.040							
EPM7160S	0.93	0.40	0.040							
EPM7192S	0.93	0.40	0.040							
EPM7256S	0.93	0.40	0.040							

This calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} values should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 2 of 2)








Figure 15 shows typical supply current versus frequency for MAX 7000S devices.





EPM7128S EPM7160S





Figure 15. I_{CC} vs. Frequency for MAX 7000S Devices (Part 2 of 2)




Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.

Revision History

The information contained in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7 supersedes information published in previous versions. The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7:

Version 6.7

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.7:

Reference to AN 88: Using the Jam Language for ISP & ICR via an Embedded Processor has been replaced by AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

Version 6.6

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.6:

- Added Tables 6 through 8.
- Added "Programming Sequence" section on page 17 and "Programming Times" section on page 18.

Version 6.5

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.5:

Updated text on page 16.

Version 6.4

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.4:

Added Note (5) on page 28.

Version 6.3

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.3:

■ Updated the "Open-Drain Output Option (MAX 7000S Devices Only)" section on page 20.