



Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

# **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	68
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7128elc84-7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to  $V_{CC}$ , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

# In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k%.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The Jam<sup>TM</sup> Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-Scan Register Length								
Device	Boundary-Scan Register Length							
EPM7032S	1 (1)							
EPM7064S	1 (1)							
EPM7128S	288							
EPM7160S	312							
EPM7192S	360							
EPM7256S	480							

### Note:

(1) This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32	Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)											
Device	ice IDCODE (32 Bits)											
	Version (4 Bits) Part Number (16 Bits) Manufacturer's Identity (11 Bits)											
EPM7032S	0000	0111 0000 0011 0010	00001101110	1								
EPM7064S	0000	0111 0000 0110 0100	00001101110	1								
EPM7128S	0000	0111 0001 0010 1000	00001101110	1								
EPM7160S	0000	0111 0001 0110 0000	00001101110	1								
EPM7192S	0000	0111 0001 1001 0010	00001101110	1								
EPM7256S	0000	0111 0010 0101 0110	00001101110	1								

#### Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.


# Operating Conditions

Tables 13 through 18 provide information about absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V MAX 7000 devices.

Table 1	Table 13. MAX 7000 5.0-V Device Absolute Maximum Ratings Note (1)											
Symbol	Parameter	Conditions	Min	Max	Unit							
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-2.0	7.0	V							
VI	DC input voltage		-2.0	7.0	V							
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA							
T <sub>STG</sub>	Storage temperature	No bias	-65	150	° C							
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	° C							
TJ	Junction temperature	Ceramic packages, under bias		150	°C							
		PQFP and RQFP packages, under bias		135	°C							

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4), (5)	4.75 (4.50)	5.25 (5.50)	V
V <sub>CCIO</sub>	Supply voltage for output drivers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output drivers, 3.3-V operation	(3), (4), (6)	3.00 (3.00)	3.60 (3.60)	V
V <sub>CCISP</sub>	Supply voltage during ISP	(7)	4.75	5.25	V
V <sub>I</sub>	Input voltage		-0.5 (8)	V <sub>CCINT</sub> + 0.5	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
T <sub>A</sub>	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
TJ	Junction temperature	For commercial use	0	90	°C
		For industrial use	-40	105	° C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

# Figure 13. Switching Waveforms



30 Altera Corporation

Register Output to Pin

Table 2	23. MAX 7000 & MAX 7000E Ext	ernal Timing Param	<b>eters</b> Note	e (1)			
Symbol	Parameter	Conditions		Speed	Grade		Unit
			MAX 700	MAX 7000E (-12P)		00 (-12) DOE (-12)	
			Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		12.0		12.0	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		12.0		12.0	ns
t <sub>SU</sub>	Global clock setup time		7.0		10.0		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input	(2)	3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input	(2)	0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		6.0		6.0	ns
t <sub>CH</sub>	Global clock high time		4.0		4.0		ns
t <sub>CL</sub>	Global clock low time		4.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time		3.0		4.0		ns
t <sub>AH</sub>	Array clock hold time		4.0		4.0		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		12.0		12.0	ns
t <sub>ACH</sub>	Array clock high time		5.0		5.0		ns
t <sub>ACL</sub>	Array clock low time		5.0		5.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	5.0		5.0		ns
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t <sub>CNT</sub>	Minimum global clock period			11.0		11.0	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(5)	90.9		90.9		MHz
t <sub>ACNT</sub>	Minimum array clock period			11.0		11.0	ns
f <sub>ACNT</sub>	Maximum internal array clock frequency	(5)	90.9		90.9		MHz
f <sub>MAX</sub>	Maximum clock frequency	(6)	125.0		125.0		MHz

Table 24	4. MAX 7000 & MAX 7000E Int	ernal Timing Parame	eters Note	e (1)			
Symbol	Parameter	Conditions		Speed	Grade		Unit
			MAX 700	OE (-12P)		000 (-12) 00E (-12)	
			Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			1.0		2.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			1.0		2.0	ns
t <sub>FIN</sub>	Fast input delay	(2)		1.0		1.0	ns
t <sub>SEXP</sub>	Shared expander delay			7.0		7.0	ns
t <sub>PEXP</sub>	Parallel expander delay			1.0		1.0	ns
t <sub>LAD</sub>	Logic array delay			7.0		5.0	ns
t <sub>LAC</sub>	Logic control array delay			5.0		5.0	ns
t <sub>IOE</sub>	Internal output enable delay	(2)		2.0		2.0	ns
t <sub>OD1</sub>	Output buffer and pad delay Slow slew rate = off V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		1.0		3.0	ns
t <sub>OD2</sub>	Output buffer and pad delay Slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (7)		2.0		4.0	ns
t <sub>OD3</sub>	Output buffer and pad delay Slow slew rate = on V <sub>CCIO</sub> = 5.0 V or 3.3 V	C1 = 35 pF (2)		5.0		7.0	ns
t <sub>ZX1</sub>	Output buffer enable delay Slow slew rate = off V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		6.0		6.0	ns
t <sub>ZX2</sub>	Output buffer enable delay Slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (7)		7.0		7.0	ns
t <sub>ZX3</sub>	Output buffer enable delay Slow slew rate = on V <sub>CCIO</sub> = 5.0 V or 3.3 V	C1 = 35 pF (2)		10.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		6.0		6.0	ns
t <sub>SU</sub>	Register setup time		1.0		4.0		ns
t <sub>H</sub>	Register hold time		6.0		4.0		ns
t <sub>FSU</sub>	Register setup time of fast input	(2)	4.0		2.0		ns
t <sub>FH</sub>	Register hold time of fast input	(2)	0.0		2.0		ns
t <sub>RD</sub>	Register delay			2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			5.0		5.0	ns
t <sub>EN</sub>	Register enable time			7.0		5.0	ns
t <sub>GLOB</sub>	Global control delay			2.0		0.0	ns
t <sub>PRE</sub>	Register preset time			4.0		3.0	ns
t <sub>CLR</sub>	Register clear time			4.0		3.0	ns
t <sub>PIA</sub>	PIA delay			1.0		1.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		12.0		12.0	ns

Table 28. EPM7032S Internal Timing Parameters Note (1)											
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	-5 -6 -7 -10				0			
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PIA</sub>	PIA delay	(7)		1.1		1.1		1.4		1.0	ns
$t_{LPA}$	Low-power adder	(8)		12.0		10.0		10.0		11.0	ns

#### Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in the low-power mode.

Tables 29 and 30 show the EPM7064S AC operating conditions.

Table 2	9. EPM7064S External Timi	ing Parameters	(Part	1 of 2)	No	nte (1)					
Symbol	Parameter	Conditions				Speed	Grade	)			Unit
			-	5	-6		-	7	-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t <sub>SU</sub>	Global clock setup time		2.9		3.6		6.0		7.0		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		3.2		4.0		4.5		5.0	ns
t <sub>CH</sub>	Global clock high time		2.0		2.5		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		2.5		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time		0.7		0.9		3.0		2.0		ns
t <sub>AH</sub>	Array clock hold time		1.8		2.1		2.0		3.0		ns

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-6		-7		-10		-15		
			Min	Max	Min	Max	Min	Max	Min	Max	-
t <sub>IN</sub>	Input pad and buffer delay			0.2		0.5		0.5		2.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.2		0.5		0.5		2.0	ns
t <sub>FIN</sub>	Fast input delay			2.6		1.0		1.0		2.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.7		4.0		5.0		8.0	ns
t <sub>PEXP</sub>	Parallel expander delay			1.1		0.8		0.8		1.0	ns
$t_{LAD}$	Logic array delay			3.0		3.0		5.0		6.0	ns
$t_{LAC}$	Logic control array delay			3.0		3.0		5.0		6.0	ns
t <sub>IOE</sub>	Internal output enable delay			0.7		2.0		2.0		3.0	ns
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.4		2.0		1.5		4.0	ns
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		0.9		2.5		2.0		5.0	ns
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.4		7.0		5.5		8.0	ns
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns
$t_{ZX3}$	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns
t <sub>SU</sub>	Register setup time		1.0		3.0		2.0		4.0		ns
t <sub>H</sub>	Register hold time		1.7		2.0		5.0		4.0		ns
t <sub>FSU</sub>	Register setup time of fast input		1.9		3.0		3.0		2.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.5		0.5		1.0		ns
$t_{RD}$	Register delay			1.4		1.0		2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			1.0		1.0		2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			3.1		3.0		5.0		6.0	ns
t <sub>EN</sub>	Register enable time			3.0		3.0		5.0		6.0	ns
$t_{GLOB}$	Global control delay			2.0		1.0		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.4		2.0		3.0		4.0	ns
t <sub>CLR</sub>	Register clear time			2.4		2.0		3.0		4.0	ns
$t_{PIA}$	PIA delay	(7)		1.4		1.0		1.0		2.0	ns
$t_{LPA}$	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns

Table 3	35. EPM71928 External Timi	ing Parameters (F	art 2 of 2	?) No	ote (1)				
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	7	-10		-15		1
			Min	Max	Min	Max	Min	Max	
t <sub>AH</sub>	Array clock hold time		1.8		3.0		4.0		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns
t <sub>ACH</sub>	Array clock high time		3.0		4.0		6.0		ns
t <sub>ACL</sub>	Array clock low time		3.0		4.0		6.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns
t <sub>CNT</sub>	Minimum global clock period			8.0		10.0		13.0	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(4)	125.0		100.0		76.9		MHz
t <sub>ACNT</sub>	Minimum array clock period			8.0		10.0		13.0	ns
f <sub>ACNT</sub>	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz

Table 3	6. EPM7192\$ Internal Tim	ing Parameters (Pai	t 1 of 2)	Note	(1)					
Symbol	Parameter	Conditions		Speed Grade						
			-	-7		-10		-15		
			Min	Max	Min	Max	Min	Max		
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.5		2.0	ns	
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
t <sub>FIN</sub>	Fast input delay			3.2		1.0		2.0	ns	
t <sub>SEXP</sub>	Shared expander delay			4.2		5.0		8.0	ns	
t <sub>PEXP</sub>	Parallel expander delay			1.2		0.8		1.0	ns	
$t_{LAD}$	Logic array delay			3.1		5.0		6.0	ns	
t <sub>LAC</sub>	Logic control array delay			3.1		5.0		6.0	ns	
t <sub>IOE</sub>	Internal output enable delay			0.9		2.0		3.0	ns	
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		7.0	ns	
$t_{ZX1}$	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
t <sub>SU</sub>	Register setup time		1.1		2.0		4.0		ns	

Table 36. EPM7192S Internal Timing Parameters (Part 2 of 2) Note (1)										
Symbol	Parameter	Conditions	Speed Grade							
			-7		-10		-15		]	
			Min	Max	Min	Max	Min	Max	1	
t <sub>H</sub>	Register hold time		1.7		3.0		4.0		ns	
t <sub>FSU</sub>	Register setup time of fast input		2.3		3.0		2.0		ns	
t <sub>FH</sub>	Register hold time of fast input		0.7		0.5		1.0		ns	
t <sub>RD</sub>	Register delay			1.4		2.0		1.0	ns	
t <sub>COMB</sub>	Combinatorial delay			1.2		2.0		1.0	ns	
$t_{IC}$	Array clock delay			3.2		5.0		6.0	ns	
t <sub>EN</sub>	Register enable time			3.1		5.0		6.0	ns	
$t_{GLOB}$	Global control delay			2.5		1.0		1.0	ns	
t <sub>PRE</sub>	Register preset time			2.7		3.0		4.0	ns	
t <sub>CLR</sub>	Register clear time			2.7		3.0		4.0	ns	
t <sub>PIA</sub>	PIA delay	(7)		2.4		1.0		2.0	ns	
$t_{LPA}$	Low-power adder	(8)		10.0		11.0		13.0	ns	


#### Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in the low-power mode.

Symbol	Parameter	Conditions	Speed Grade						Unit
			-7		-10		-15		
			Min	Max	Min	Max	Min	Max	1
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.5		2.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.5		2.0	ns
t <sub>FIN</sub>	Fast input delay			3.4		1.0		2.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.9		5.0		8.0	ns
$t_{PEXP}$	Parallel expander delay			1.1		0.8		1.0	ns
$t_{LAD}$	Logic array delay			2.6		5.0		6.0	ns
t <sub>LAC</sub>	Logic control array delay			2.6		5.0		6.0	ns
t <sub>IOE</sub>	Internal output enable delay			0.8		2.0		3.0	ns
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns
t <sub>SU</sub>	Register setup time		1.1		2.0		4.0		ns
t <sub>H</sub>	Register hold time		1.6		3.0		4.0		ns
t <sub>FSU</sub>	Register setup time of fast input		2.4		3.0		2.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.5		1.0		ns
$t_{RD}$	Register delay			1.1		2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			1.1		2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			2.9		5.0		6.0	ns
$t_{EN}$	Register enable time			2.6		5.0		6.0	ns
t <sub>GLOB</sub>	Global control delay			2.8		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.7		3.0		4.0	ns
t <sub>CLR</sub>	Register clear time			2.7		3.0		4.0	ns
t <sub>PIA</sub>	PIA delay	(7)		3.0		1.0		2.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		10.0	İ	11.0		13.0	ns

Figure 14 shows typical supply current versus frequency for MAX 7000 devices.

Figure 14. I<sub>CC</sub> vs. Frequency for MAX 7000 Devices (Part 1 of 2)



### EPM7096





Figure 14. I<sub>CC</sub> vs. Frequency for MAX 7000 Devices (Part 2 of 2)







Figure 15 shows typical supply current versus frequency for MAX 7000S devices.





### EPM7128S EPM7160S





Figure 15. I<sub>CC</sub> vs. Frequency for MAX 7000S Devices (Part 2 of 2)




# Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figure 17. 68-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




### Notes:

- The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

### Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




### Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.

Figure 19. 100-Pin Package Pin-Out Diagram

Package outline not drawn to scale.








Figure 20. 160-Pin Package Pin-Out Diagram

Package outline not drawn to scale.





# Revision History

The information contained in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7 supersedes information published in previous versions. The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7:

### Version 6.7

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.7:

Reference to AN 88: Using the Jam Language for ISP & ICR via an Embedded Processor has been replaced by AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

# Version 6.6

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.6:

- Added Tables 6 through 8.
- Added "Programming Sequence" section on page 17 and "Programming Times" section on page 18.

# Version 6.5

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.5:

Updated text on page 16.

### Version 6.4

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.4:

Added Note (5) on page 28.

### Version 6.3

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.3:

■ Updated the "Open-Drain Output Option (MAX 7000S Devices Only)" section on page 20.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

I.S. EN ISO 9001