



Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	68
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7128elc84-7yy

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest
- Programming support
  - Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices
  - The BitBlaster<sup>TM</sup> serial download cable, ByteBlasterMV<sup>TM</sup> parallel port download cable, and MasterBlaster<sup>TM</sup> serial/universal serial bus (USB) download cable program MAX 7000S devices

# General Description

The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2.* See Table 3 for available speed grades.


Device		Speed Grade											
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20			
EPM7032		<b>✓</b>	<b>✓</b>		<b>✓</b>		<b>✓</b>	<b>✓</b>	<b>✓</b>				
EPM7032S	<b>✓</b>	<b>✓</b>	<b>✓</b>		<b>✓</b>								
EPM7064		<b>✓</b>	<b>✓</b>		~		<b>✓</b>	<b>✓</b>					
EPM7064S	<b>✓</b>	<b>✓</b>	<b>✓</b>		~								
EPM7096			<b>✓</b>		~		<b>✓</b>	<b>✓</b>					
EPM7128E			<b>✓</b>	<b>✓</b>	~		<b>✓</b>	<b>✓</b>		<b>✓</b>			
EPM7128S		<b>✓</b>	<b>✓</b>		~			<b>✓</b>					
EPM7160E				<b>✓</b>	<b>✓</b>		<b>✓</b>	<b>✓</b>		<b>✓</b>			
EPM7160S		<b>✓</b>	<b>✓</b>		~			<b>✓</b>					
EPM7192E						<b>✓</b>	<b>✓</b>	<b>✓</b>		<b>✓</b>			
EPM7192S			<b>✓</b>		<b>✓</b>			<b>✓</b>					
EPM7256E						<b>✓</b>	<b>✓</b>	<b>✓</b>		<b>✓</b>			
EPM7256S			<b>✓</b>		<b>✓</b>			<b>✓</b>					

The compiler can allocate up to three sets of up to five parallel expanders automatically to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay ( $t_{PEXP}$ ). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by  $2 \times t_{PEXP}$ .

Two groups of 8 macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 6 shows how parallel expanders can be borrowed from a neighboring macrocell.

Figure 6. Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.





For more information on using the Jam language, refer to AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

## **Programming Sequence**

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000S device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

By using an external 5.0-V pull-up resistor, output pins on MAX 7000S devices can be set to meet 5.0-V CMOS input voltages. When  $V_{\rm CCIO}$  is 3.3 V, setting the open drain option will turn off the output pull-up transistor, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages. When  $V_{\rm CCIO}$  is 5.0 V, setting the output drain option is not necessary because the pull-up transistor will already turn off when the pin exceeds approximately 3.8 V, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages.

#### Slew-Rate Control

The output buffer for each MAX 7000E and MAX 7000S I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the Turbo Bit is turned off, the slew rate is set for low noise performance. For MAX 7000S devices, each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis.

# Programming with External Hardware

MAX 7000 devices can be programmed on Windows-based PCs with the Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs a continuity check to ensure adequate electrical contact between the adapter and the device.



For more information, see the *Altera Programming Hardware Data Sheet*.

The Altera development system can use text- or waveform-format test vectors created with the Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional behavior of a MAX 7000 device with the results of simulation. Moreover, Data I/O, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.



For more information, see the *Programming Hardware Manufacturers*.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 9. MAX 7000 J	ITAG Instruction	s
JTAG Instruction	Devices	Description
SAMPLE/PRELOAD	EPM7128S EPM7160S EPM7192S	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.
	EPM7256S	pattern output at the device pins.
EXTEST	EPM7128S EPM7160S EPM7192S EPM7256S	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.
IDCODE	EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ISP Instructions	EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S	These instructions are used when programming MAX 7000S devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster download cable, or using a Jam File (.jam), Jam Byte-Code file (.jbc), or Serial Vector Format file (.svf) via an embedded processor or test equipment.

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-Sca	an Register Length
Device	Boundary-Scan Register Length
EPM7032S	1 (1)
EPM7064S	1 (1)
EPM7128S	288
EPM7160S	312
EPM7192S	360
EPM7256S	480

#### Note:


(1) This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32	?-Bit MAX 7	000 Device IDCODE No	te (1)										
Device		IDCODE (32 Bits)											
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)									
EPM7032S	0000	0111 0000 0011 0010	00001101110	1									
EPM7064S	0000	0111 0000 0110 0100	00001101110	1									
EPM7128S	0000	0111 0001 0010 1000	00001101110	1									
EPM7160S	0000	0111 0001 0110 0000	00001101110	1									
EPM7192S	0000	0111 0001 1001 0010	00001101110	1									
EPM7256S	0000	0111 0010 0101 0110	00001101110	1									

#### Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

### Figure 13. Switching Waveforms



30 Altera Corporation

Register Output to Pin

Symbol	Parameter	Conditions	Speed	Grade -6	Speed (	Grade -7	Unit
			Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.4		0.5	ns
$t_{IO}$	I/O input pad and buffer delay			0.4		0.5	ns
t <sub>FIN</sub>	Fast input delay	(2)		0.8		1.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.5		4.0	ns
$t_{PEXP}$	Parallel expander delay			0.8		0.8	ns
$t_{LAD}$	Logic array delay			2.0		3.0	ns
t <sub>LAC</sub>	Logic control array delay			2.0		3.0	ns
t <sub>IOE</sub>	Internal output enable delay	(2)				2.0	ns
t <sub>OD1</sub>	Output buffer and pad delay Slow slew rate = off, V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		2.0		2.0	ns
t <sub>OD2</sub>	Output buffer and pad delay Slow slew rate = off, V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (7)		2.5		2.5	ns
t <sub>OD3</sub>	Output buffer and pad delay Slow slew rate = on, V <sub>CCIO</sub> = 5.0 V or 3.3 V	C1 = 35 pF (2)		7.0		7.0	ns
t <sub>ZX1</sub>	Output buffer enable delay Slow slew rate = off, V <sub>CCIO</sub> = 5.0 V	C1 = 35 pF		4.0		4.0	ns
t <sub>ZX2</sub>	Output buffer enable delay Slow slew rate = off, V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (7)		4.5		4.5	ns
t <sub>ZX3</sub>	Output buffer enable delay Slow slew rate = on V <sub>CCIO</sub> = 5.0 V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0	ns
$t_{SU}$	Register setup time		3.0		3.0		ns
$t_H$	Register hold time		1.5		2.0		ns
t <sub>FSU</sub>	Register setup time of fast input	(2)	2.5		3.0		ns
$t_{FH}$	Register hold time of fast input	(2)	0.5		0.5		ns
$t_{RD}$	Register delay			0.8		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.8		1.0	ns
t <sub>IC</sub>	Array clock delay			2.5		3.0	ns
t <sub>EN</sub>	Register enable time			2.0		3.0	ns
t <sub>GLOB</sub>	Global control delay			0.8		1.0	ns
t <sub>PRE</sub>	Register preset time			2.0		2.0	ns
t <sub>CLR</sub>	Register clear time			2.0		2.0	ns
t <sub>PIA</sub>	PIA delay			0.8		1.0	ns
$t_{LPA}$	Low-power adder	(8)		10.0		10.0	ns

Table 2	23. MAX 7000 & MAX 7000E Ext	ernal Timing Param	<b>eters</b> Note	e (1)						
Symbol	Parameter	Conditions	Speed Grade							
			MAX 700	0E (-12P)		00 (-12) DOE (-12)	-			
			Min	Max	Min	Max				
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		12.0		12.0	ns			
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		12.0		12.0	ns			
t <sub>SU</sub>	Global clock setup time		7.0		10.0		ns			
t <sub>H</sub>	Global clock hold time		0.0		0.0		ns			
t <sub>FSU</sub>	Global clock setup time of fast input	(2)	3.0		3.0		ns			
t <sub>FH</sub>	Global clock hold time of fast input	(2)	0.0		0.0		ns			
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		6.0		6.0	ns			
t <sub>CH</sub>	Global clock high time		4.0		4.0		ns			
t <sub>CL</sub>	Global clock low time		4.0		4.0		ns			
t <sub>ASU</sub>	Array clock setup time		3.0		4.0		ns			
t <sub>AH</sub>	Array clock hold time		4.0		4.0		ns			
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		12.0		12.0	ns			
t <sub>ACH</sub>	Array clock high time		5.0		5.0		ns			
t <sub>ACL</sub>	Array clock low time		5.0		5.0		ns			
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	5.0		5.0		ns			
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns			
t <sub>CNT</sub>	Minimum global clock period			11.0		11.0	ns			
f <sub>CNT</sub>	Maximum internal global clock frequency	(5)	90.9		90.9		MHz			
t <sub>ACNT</sub>	Minimum array clock period			11.0		11.0	ns			
f <sub>ACNT</sub>	Maximum internal array clock frequency	(5)	90.9		90.9		MHz			
f <sub>MAX</sub>	Maximum clock frequency	(6)	125.0		125.0		MHz			

Table 2	7. EPM7032S External Time	ing Parameter	s (Part	2 of 2	) No	ote (1)					
Symbol	Parameter	Conditions				Speed	Grade	1			Unit
			-5 -6 -7 -10								
			Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>ACNT</sub>	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Table 2	8. EPM7032\$ Internal Tim	ing Parameter	rs /	Note (1)							
Symbol	Parameter	Conditions				Speed	Grade	)			Unit
			_	5	-	6	-	7	-	10	
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t <sub>FIN</sub>	Fast input delay			2.2		2.1		2.5		1.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.1		3.8		4.6		5.0	ns
t <sub>PEXP</sub>	Parallel expander delay			0.9		1.1		1.4		0.8	ns
$t_{LAD}$	Logic array delay			2.6		3.3		4.0		5.0	ns
t <sub>LAC</sub>	Logic control array delay			2.5		3.3		4.0		5.0	ns
t <sub>IOE</sub>	Internal output enable delay			0.7		0.8		1.0		2.0	ns
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		0.8		1.0		1.3		2.0		ns
$t_H$	Register hold time		1.7		2.0		2.5		3.0		ns
t <sub>FSU</sub>	Register setup time of fast input		1.9		1.8		1.7		3.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.7		0.8		0.5		ns
$t_{RD}$	Register delay			1.2		1.6		1.9		2.0	ns
$t_{COMB}$	Combinatorial delay			0.9		1.1		1.4		2.0	ns
t <sub>IC</sub>	Array clock delay			2.7		3.4		4.2		5.0	ns
t <sub>EN</sub>	Register enable time			2.6		3.3		4.0		5.0	ns
t <sub>GLOB</sub>	Global control delay			1.6		1.4		1.7		1.0	ns
t <sub>PRE</sub>	Register preset time			2.0		2.4		3.0		3.0	ns
t <sub>CLR</sub>	Register clear time			2.0		2.4		3.0		3.0	ns

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	-	6	-	7	-1	10	-
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>FSU</sub>	Register setup time of fast input		1.9		1.8		3.0		3.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.7		0.5		0.5		ns
t <sub>RD</sub>	Register delay			1.2		1.6		1.0		2.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.9		1.0		1.0		2.0	ns
t <sub>IC</sub>	Array clock delay			2.7		3.3		3.0		5.0	ns
t <sub>EN</sub>	Register enable time			2.6		3.2		3.0		5.0	ns
$t_{GLOB}$	Global control delay			1.6		1.9		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.0		2.4		2.0		3.0	ns
t <sub>CLR</sub>	Register clear time			2.0		2.4		2.0		3.0	ns
t <sub>PIA</sub>	PIA delay	(7)		1.1		1.3		1.0		1.0	ns
$t_{LPA}$	Low-power adder	(8)		12.0		11.0		10.0		11.0	ns

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in the low-power mode.

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	6	-	7	-1	10	-1	15	
			Min	Max	Min	Max	Min	Max	Min	Max	-
t <sub>IN</sub>	Input pad and buffer delay			0.2		0.5		0.5		2.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.2		0.5		0.5		2.0	ns
t <sub>FIN</sub>	Fast input delay			2.6		1.0		1.0		2.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.7		4.0		5.0		8.0	ns
t <sub>PEXP</sub>	Parallel expander delay			1.1		0.8		0.8		1.0	ns
$t_{LAD}$	Logic array delay			3.0		3.0		5.0		6.0	ns
$t_{LAC}$	Logic control array delay			3.0		3.0		5.0		6.0	ns
t <sub>IOE</sub>	Internal output enable delay			0.7		2.0		2.0		3.0	ns
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.4		2.0		1.5		4.0	ns
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		0.9		2.5		2.0		5.0	ns
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.4		7.0		5.5		8.0	ns
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns
$t_{ZX3}$	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns
t <sub>SU</sub>	Register setup time		1.0		3.0		2.0		4.0		ns
t <sub>H</sub>	Register hold time		1.7		2.0		5.0		4.0		ns
t <sub>FSU</sub>	Register setup time of fast input		1.9		3.0		3.0		2.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.5		0.5		1.0		ns
$t_{RD}$	Register delay			1.4		1.0		2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			1.0		1.0		2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			3.1		3.0		5.0		6.0	ns
t <sub>EN</sub>	Register enable time			3.0		3.0		5.0		6.0	ns
$t_{GLOB}$	Global control delay			2.0		1.0		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.4		2.0		3.0		4.0	ns
t <sub>CLR</sub>	Register clear time			2.4		2.0		3.0		4.0	ns
$t_{PIA}$	PIA delay	(7)		1.4		1.0		1.0		2.0	ns
$t_{LPA}$	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns

#### Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in the low-power mode.

Tables 33 and 34 show the EPM7160S AC operating conditions.

Table 3	33. EPM7160S External Timi	ng Parameters	(Part	1 of 2)	No	nte (1)						
Symbol	Parameter	Conditions	Speed Grade									
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns	
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns	
t <sub>SU</sub>	Global clock setup time		3.4		4.2		7.0		11.0		ns	
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		0.0		ns	
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns	
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.5		0.0		ns	
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		3.9		4.8		5		8	ns	
t <sub>CH</sub>	Global clock high time		3.0		3.0		4.0		5.0		ns	
t <sub>CL</sub>	Global clock low time		3.0		3.0		4.0		5.0		ns	
t <sub>ASU</sub>	Array clock setup time		0.9		1.1		2.0		4.0		ns	
t <sub>AH</sub>	Array clock hold time		1.7		2.1		3.0		4.0		ns	
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		6.4		7.9		10.0		15.0	ns	
t <sub>ACH</sub>	Array clock high time		3.0		3.0		4.0		6.0		ns	
t <sub>ACL</sub>	Array clock low time		3.0		3.0		4.0		6.0		ns	
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(2)	2.5		3.0		4.0		6.0		ns	
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns	
t <sub>CNT</sub>	Minimum global clock period			6.7		8.2		10.0		13.0	ns	
f <sub>CNT</sub>	Maximum internal global clock frequency	(4)	149.3		122.0		100.0		76.9		MHz	

Table 3	Table 35. EPM7192S External Timing Parameters (Part 2 of 2)   Note (1)										
Symbol	Parameter	Conditions		Speed Grade							
			-7		-10		-15				
			Min	Max	Min	Max	Min	Max			
t <sub>AH</sub>	Array clock hold time		1.8		3.0		4.0		ns		
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns		
t <sub>ACH</sub>	Array clock high time		3.0		4.0		6.0		ns		
t <sub>ACL</sub>	Array clock low time		3.0		4.0		6.0		ns		
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns		
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns		
t <sub>CNT</sub>	Minimum global clock period			8.0		10.0		13.0	ns		
f <sub>CNT</sub>	Maximum internal global clock frequency	(4)	125.0		100.0		76.9		MHz		
t <sub>ACNT</sub>	Minimum array clock period			8.0		10.0		13.0	ns		
f <sub>ACNT</sub>	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz		
f <sub>MAX</sub>	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz		


Table 3	Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2)   Note (1)									
Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.5		2.0	ns	
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
t <sub>FIN</sub>	Fast input delay			3.2		1.0		2.0	ns	
t <sub>SEXP</sub>	Shared expander delay			4.2		5.0		8.0	ns	
t <sub>PEXP</sub>	Parallel expander delay			1.2		0.8		1.0	ns	
$t_{LAD}$	Logic array delay			3.1		5.0		6.0	ns	
t <sub>LAC</sub>	Logic control array delay			3.1		5.0		6.0	ns	
t <sub>IOE</sub>	Internal output enable delay			0.9		2.0		3.0	ns	
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		7.0	ns	
$t_{ZX1}$	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
t <sub>SU</sub>	Register setup time		1.1		2.0		4.0		ns	

Tables 37 and 38 show the EPM7256S AC operating conditions.

Symbol	Parameter	Conditions	Speed Grade						
			_		15	Unit			
			Min	Max	Min	10 Max	Min	Max	-
			IVIIII	7.5	IVIIII	10.0	IVIIII	15.0	
t <sub>PD1</sub>	Input to non-registered output I/O input to non-registered output	C1 = 35 pF C1 = 35 pF		7.5		10.0		15.0	ns ns
t <sub>SU</sub>	Global clock setup time		3.9		7.0		11.0		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		3.0		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.5		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns
t <sub>CH</sub>	Global clock high time		3.0		4.0		5.0		ns
t <sub>CL</sub>	Global clock low time		3.0		4.0		5.0		ns
t <sub>ASU</sub>	Array clock setup time		0.8		2.0		4.0		ns
t <sub>AH</sub>	Array clock hold time		1.9		3.0		4.0		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns
t <sub>ACH</sub>	Array clock high time		3.0		4.0		6.0		ns
t <sub>ACL</sub>	Array clock low time		3.0		4.0		6.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns
t <sub>ODH</sub>	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns
t <sub>CNT</sub>	Minimum global clock period			7.8		10.0		13.0	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(4)	128.2		100.0		76.9		MHz
t <sub>ACNT</sub>	Minimum array clock period			7.8		10.0		13.0	ns
f <sub>ACNT</sub>	Maximum internal array clock frequency	(4)	128.2		100.0		76.9		MHz
f <sub>MAX</sub>	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz

Symbol	Parameter	Conditions	Speed Grade						
			-7		-10		-15		
			Min	Max	Min	Max	Min	Max	1
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.5		2.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.5		2.0	ns
t <sub>FIN</sub>	Fast input delay			3.4		1.0		2.0	ns
t <sub>SEXP</sub>	Shared expander delay			3.9		5.0		8.0	ns
$t_{PEXP}$	Parallel expander delay			1.1		0.8		1.0	ns
$t_{LAD}$	Logic array delay			2.6		5.0		6.0	ns
t <sub>LAC</sub>	Logic control array delay			2.6		5.0		6.0	ns
t <sub>IOE</sub>	Internal output enable delay			0.8		2.0		3.0	ns
t <sub>OD1</sub>	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns
t <sub>OD2</sub>	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns
t <sub>OD3</sub>	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns
t <sub>ZX1</sub>	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns
t <sub>ZX2</sub>	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns
t <sub>ZX3</sub>	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns
t <sub>SU</sub>	Register setup time		1.1		2.0		4.0		ns
t <sub>H</sub>	Register hold time		1.6		3.0		4.0		ns
t <sub>FSU</sub>	Register setup time of fast input		2.4		3.0		2.0		ns
t <sub>FH</sub>	Register hold time of fast input		0.6		0.5		1.0		ns
$t_{RD}$	Register delay			1.1		2.0		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			1.1		2.0		1.0	ns
t <sub>IC</sub>	Array clock delay			2.9		5.0		6.0	ns
$t_{EN}$	Register enable time			2.6		5.0		6.0	ns
t <sub>GLOB</sub>	Global control delay			2.8		1.0		1.0	ns
t <sub>PRE</sub>	Register preset time			2.7		3.0		4.0	ns
t <sub>CLR</sub>	Register clear time			2.7		3.0		4.0	ns
t <sub>PIA</sub>	PIA delay	(7)		3.0		1.0		2.0	ns
t <sub>LPA</sub>	Low-power adder	(8)		10.0	İ	11.0		13.0	ns

Figure 15. I<sub>CC</sub> vs. Frequency for MAX 7000S Devices (Part 2 of 2)




# Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figure 17. 68-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




#### Notes:

- The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 19. 100-Pin Package Pin-Out Diagram

Package outline not drawn to scale.








Figure 20. 160-Pin Package Pin-Out Diagram

Package outline not drawn to scale.





## Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

