



Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

| Details                         |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | EE PLD  |
| Delay Time tpd(1) Max           | 10 ns   |
| Voltage Supply - Internal       | 4.75V ~ 5.25V   |
| Number of Logic Elements/Blocks | 8   |
| Number of Macrocells            | 128   |
| Number of Gates                 | 2500  |
| Number of I/O                   | 84  |
| Operating Temperature           | 0°C ~ 70°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 100-BQFP  |
| Supplier Device Package         | 100-PQFP (20x14)  |
| Purchase URL                    | https://www.e-xfl.com/product-detail/intel/epm7128eqc100-10yy |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest
- Programming support
  - Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices
  - The BitBlaster<sup>TM</sup> serial download cable, ByteBlasterMV<sup>TM</sup> parallel port download cable, and MasterBlaster<sup>TM</sup> serial/universal serial bus (USB) download cable program MAX 7000S devices

# General Description

The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2.* See Table 3 for available speed grades.

| Device   | Speed Grade |          |          |          |          |          |          |          |          |          |  |  |
|----------|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|--|--|
|          | -5          | -6       | -7       | -10P     | -10      | -12P     | -12      | -15      | -15T     | -20      |  |  |
| EPM7032  |             | <b>✓</b> | <b>✓</b> |          | <b>✓</b> |          | <b>✓</b> | <b>✓</b> | <b>✓</b> |          |  |  |
| EPM7032S | <b>✓</b>    | <b>✓</b> | <b>✓</b> |          | <b>✓</b> |          |          |          |          |          |  |  |
| EPM7064  |             | <b>✓</b> | <b>✓</b> |          | ~        |          | <b>✓</b> | <b>✓</b> |          |          |  |  |
| EPM7064S | <b>✓</b>    | <b>✓</b> | <b>✓</b> |          | ~        |          |          |          |          |          |  |  |
| EPM7096  |             |          | <b>✓</b> |          | ~        |          | <b>✓</b> | <b>✓</b> |          |          |  |  |
| EPM7128E |             |          | <b>✓</b> | <b>✓</b> | ~        |          | <b>✓</b> | <b>✓</b> |          | <b>✓</b> |  |  |
| EPM7128S |             | <b>✓</b> | <b>✓</b> |          | <b>✓</b> |          |          | <b>✓</b> |          |          |  |  |
| EPM7160E |             |          |          | <b>✓</b> | <b>✓</b> |          | <b>✓</b> | <b>✓</b> |          | <b>✓</b> |  |  |
| EPM7160S |             | <b>✓</b> | <b>✓</b> |          | ~        |          |          | <b>✓</b> |          |          |  |  |
| EPM7192E |             |          |          |          |          | <b>✓</b> | <b>✓</b> | <b>✓</b> |          | <b>✓</b> |  |  |
| EPM7192S |             |          | <b>✓</b> |          | <b>✓</b> |          |          | <b>✓</b> |          |          |  |  |
| EPM7256E |             |          |          |          |          | <b>✓</b> | <b>✓</b> | <b>✓</b> |          | <b>✓</b> |  |  |
| EPM7256S |             |          | <b>✓</b> |          | <b>✓</b> |          |          | <b>✓</b> |          |          |  |  |

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4.

| Table 4. MAX 7000 Device Feat   | ures                          |                             |                             |
|---------------------------------|-------------------------------|-----------------------------|-----------------------------|
| Feature                         | EPM7032<br>EPM7064<br>EPM7096 | All<br>MAX 7000E<br>Devices | All<br>MAX 7000S<br>Devices |
| ISP via JTAG interface          |                               |                             | ✓                           |
| JTAG BST circuitry              |                               |                             | <b>√</b> (1)                |
| Open-drain output option        |                               |                             | ✓                           |
| Fast input registers            |                               | <b>✓</b>                    | ✓                           |
| Six global output enables       |                               | <b>✓</b>                    | ✓                           |
| Two global clocks               |                               | ✓                           | ✓                           |
| Slew-rate control               |                               | <b>✓</b>                    | ✓                           |
| MultiVolt interface (2)         | ✓                             | <b>✓</b>                    | ✓                           |
| Programmable register           | ✓                             | <b>✓</b>                    | ✓                           |
| Parallel expanders              | <b>✓</b>                      | ✓                           | ✓                           |
| Shared expanders                | <b>✓</b>                      | <b>✓</b>                    | <b>✓</b>                    |
| Power-saving mode               | ✓                             | ✓                           | ✓                           |
| Security bit                    | ✓                             | ✓                           | ✓                           |
| PCI-compliant devices available | ✓                             | ✓                           | ✓                           |

#### Notes:

- (1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.
- (2) The MultiVolt I/O interface is not available in 44-pin packages.

Figure 2. MAX 7000E & MAX 7000S Device Block Diagram




Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.

**Logic Array Blocks** 

The MAX 7000 device architecture is based on the linking of high-performance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.


All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

### **Expander Product Terms**


Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Figure 8. I/O Control Block of MAX 7000 Devices

#### EPM7032, EPM7064 & EPM7096 Devices



#### MAX 7000E & MAX 7000S Devices



#### Note:

(1) The open-drain output option is available only in MAX 7000S devices.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to  $V_{CC}$ , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

## In-System Programmability (ISP)


MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k%.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The Jam<sup>TM</sup> Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

Figure 12. MAX 7000 Timing Model



#### Notes:

- (1) Only available in MAX 7000E and MAX 7000S devices.
- Not available in 44-pin devices.

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 13 shows the internal timing relationship of internal and external delay parameters.



For more infomration, see *Application Note* 94 (Understanding MAX 7000 *Timing*).

Tables 19 through 26 show the MAX 7000 and MAX 7000E AC operating conditions.

| Symbol            | Parameter                                | Conditions     | -6 Spee | d Grade | -7 Spee | 7 Speed Grade |     |
|-------------------|--|----------------|---------|---------|---------|---------------|-----|
|                   |  |                | Min     | Max     | Min     | Max           |     |
| t <sub>PD1</sub>  | Input to non-registered output           | C1 = 35 pF     |         | 6.0     |         | 7.5           | ns  |
| t <sub>PD2</sub>  | I/O input to non-registered output       | C1 = 35 pF     |         | 6.0     |         | 7.5           | ns  |
| t <sub>SU</sub>   | Global clock setup time                  |                | 5.0     |         | 6.0     |               | ns  |
| t <sub>H</sub>    | Global clock hold time                   |                | 0.0     |         | 0.0     |               | ns  |
| t <sub>FSU</sub>  | Global clock setup time of fast input    | (2)            | 2.5     |         | 3.0     |               | ns  |
| t <sub>FH</sub>   | Global clock hold time of fast input     | (2)            | 0.5     |         | 0.5     |               | ns  |
| t <sub>CO1</sub>  | Global clock to output delay             | C1 = 35 pF     |         | 4.0     |         | 4.5           | ns  |
| t <sub>CH</sub>   | Global clock high time                   |                | 2.5     |         | 3.0     |               | ns  |
| t <sub>CL</sub>   | Global clock low time                    |                | 2.5     |         | 3.0     |               | ns  |
| t <sub>ASU</sub>  | Array clock setup time                   |                | 2.5     |         | 3.0     |               | ns  |
| t <sub>AH</sub>   | Array clock hold time                    |                | 2.0     |         | 2.0     |               | ns  |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF     |         | 6.5     |         | 7.5           | ns  |
| t <sub>ACH</sub>  | Array clock high time                    |                | 3.0     |         | 3.0     |               | ns  |
| t <sub>ACL</sub>  | Array clock low time                     |                | 3.0     |         | 3.0     |               | ns  |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (3)            | 3.0     |         | 3.0     |               | ns  |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (4) | 1.0     |         | 1.0     |               | ns  |
| t <sub>CNT</sub>  | Minimum global clock period              |                |         | 6.6     |         | 8.0           | ns  |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (5)            | 151.5   |         | 125.0   |               | MHz |
| t <sub>ACNT</sub> | Minimum array clock period               |                |         | 6.6     |         | 8.0           | ns  |
| f <sub>ACNT</sub> | Maximum internal array clock frequency   | (5)            | 151.5   |         | 125.0   |               | MHz |
| f <sub>MAX</sub>  | Maximum clock frequency                  | (6)            | 200     |         | 166.7   |               | MHz |

| Table 2           | 23. MAX 7000 & MAX 7000E Ext             | ernal Timing Param | <b>eters</b> Note | e (1)     |        |      |      |
|-------------------|--|--------------------|-------------------|-----------|--------|------|------|
| Symbol            | Parameter                                | Conditions         |                   | Speed     | Grade  |      | Unit |
|                   |  |                    | MAX 700           | 0E (-12P) | MAX 70 | -    |      |
|                   |  |                    | Min               | Max       | Min    | Max  |      |
| t <sub>PD1</sub>  | Input to non-registered output           | C1 = 35 pF         |                   | 12.0      |        | 12.0 | ns   |
| t <sub>PD2</sub>  | I/O input to non-registered output       | C1 = 35 pF         |                   | 12.0      |        | 12.0 | ns   |
| t <sub>SU</sub>   | Global clock setup time                  |                    | 7.0               |           | 10.0   |      | ns   |
| t <sub>H</sub>    | Global clock hold time                   |                    | 0.0               |           | 0.0    |      | ns   |
| t <sub>FSU</sub>  | Global clock setup time of fast input    | (2)                | 3.0               |           | 3.0    |      | ns   |
| t <sub>FH</sub>   | Global clock hold time of fast input     | (2)                | 0.0               |           | 0.0    |      | ns   |
| t <sub>CO1</sub>  | Global clock to output delay             | C1 = 35 pF         |                   | 6.0       |        | 6.0  | ns   |
| t <sub>CH</sub>   | Global clock high time                   |                    | 4.0               |           | 4.0    |      | ns   |
| t <sub>CL</sub>   | Global clock low time                    |                    | 4.0               |           | 4.0    |      | ns   |
| t <sub>ASU</sub>  | Array clock setup time                   |                    | 3.0               |           | 4.0    |      | ns   |
| t <sub>AH</sub>   | Array clock hold time                    |                    | 4.0               |           | 4.0    |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF         |                   | 12.0      |        | 12.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                    | 5.0               |           | 5.0    |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                    | 5.0               |           | 5.0    |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (3)                | 5.0               |           | 5.0    |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (4)     | 1.0               |           | 1.0    |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period              |                    |                   | 11.0      |        | 11.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (5)                | 90.9              |           | 90.9   |      | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period               |                    |                   | 11.0      |        | 11.0 | ns   |
| f <sub>ACNT</sub> | Maximum internal array clock frequency   | (5)                | 90.9              |           | 90.9   |      | MHz  |
| f <sub>MAX</sub>  | Maximum clock frequency                  | (6)                | 125.0             |           | 125.0  |      | MHz  |

| Table 24          | 4. MAX 7000 & MAX 7000E Int  | ernal Timing Parame | eters Note | e (1)     |       |                        |      |
|-------------------|--|---------------------|------------|-----------|-------|------------------------|------|
| Symbol            | Parameter  | Conditions          |            | Speed     | Grade |                        | Unit |
|                   |  |                     | MAX 700    | OE (-12P) |       | 000 (-12)<br>00E (-12) |      |
|                   |  |                     | Min        | Max       | Min   | Max                    |      |
| t <sub>IN</sub>   | Input pad and buffer delay   |                     |            | 1.0       |       | 2.0                    | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay   |                     |            | 1.0       |       | 2.0                    | ns   |
| t <sub>FIN</sub>  | Fast input delay   | (2)                 |            | 1.0       |       | 1.0                    | ns   |
| t <sub>SEXP</sub> | Shared expander delay  |                     |            | 7.0       |       | 7.0                    | ns   |
| t <sub>PEXP</sub> | Parallel expander delay  |                     |            | 1.0       |       | 1.0                    | ns   |
| t <sub>LAD</sub>  | Logic array delay  |                     |            | 7.0       |       | 5.0                    | ns   |
| t <sub>LAC</sub>  | Logic control array delay  |                     |            | 5.0       |       | 5.0                    | ns   |
| t <sub>IOE</sub>  | Internal output enable delay   | (2)                 |            | 2.0       |       | 2.0                    | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 5.0 V         | C1 = 35 pF          |            | 1.0       |       | 3.0                    | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 3.3 V         | C1 = 35 pF (7)      |            | 2.0       |       | 4.0                    | ns   |
| t <sub>OD3</sub>  | Output buffer and pad delay<br>Slow slew rate = on<br>V <sub>CCIO</sub> = 5.0 V or 3.3 V | C1 = 35 pF (2)      |            | 5.0       |       | 7.0                    | ns   |
| t <sub>ZX1</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 5.0 V          | C1 = 35 pF          |            | 6.0       |       | 6.0                    | ns   |
| t <sub>ZX2</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>V <sub>CCIO</sub> = 3.3 V          | C1 = 35 pF (7)      |            | 7.0       |       | 7.0                    | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay<br>Slow slew rate = on<br>V <sub>CCIO</sub> = 5.0 V or 3.3 V  | C1 = 35 pF (2)      |            | 10.0      |       | 10.0                   | ns   |
| $t_{XZ}$          | Output buffer disable delay  | C1 = 5 pF           |            | 6.0       |       | 6.0                    | ns   |
| t <sub>SU</sub>   | Register setup time  |                     | 1.0        |           | 4.0   |                        | ns   |
| t <sub>H</sub>    | Register hold time   |                     | 6.0        |           | 4.0   |                        | ns   |
| t <sub>FSU</sub>  | Register setup time of fast input  | (2)                 | 4.0        |           | 2.0   |                        | ns   |
| t <sub>FH</sub>   | Register hold time of fast input   | (2)                 | 0.0        |           | 2.0   |                        | ns   |
| t <sub>RD</sub>   | Register delay   |                     |            | 2.0       |       | 1.0                    | ns   |
| t <sub>COMB</sub> | Combinatorial delay  |                     |            | 2.0       |       | 1.0                    | ns   |
| t <sub>IC</sub>   | Array clock delay  |                     |            | 5.0       |       | 5.0                    | ns   |
| t <sub>EN</sub>   | Register enable time   |                     |            | 7.0       |       | 5.0                    | ns   |
| t <sub>GLOB</sub> | Global control delay   |                     |            | 2.0       |       | 0.0                    | ns   |
| t <sub>PRE</sub>  | Register preset time   |                     |            | 4.0       |       | 3.0                    | ns   |
| t <sub>CLR</sub>  | Register clear time  |                     |            | 4.0       |       | 3.0                    | ns   |
| t <sub>PIA</sub>  | PIA delay  |                     |            | 1.0       |       | 1.0                    | ns   |
| t <sub>LPA</sub>  | Low-power adder  | (8)                 |            | 12.0      |       | 12.0                   | ns   |

| Table 2           | 5. MAX 7000 & MAX 7000E                  | External Timing I | Paramete | ers / | lote (1) |       |      |      |      |
|-------------------|--|-------------------|----------|-------|----------|-------|------|------|------|
| Symbol            | Parameter                                | Conditions        |          |       | Speed    | Grade |      |      | Unit |
|                   |  |                   | -        | 15    | -1       | 5T    | -2   | 20   |      |
|                   |  |                   | Min      | Max   | Min      | Max   | Min  | Max  |      |
| t <sub>PD1</sub>  | Input to non-registered output           | C1 = 35 pF        |          | 15.0  |          | 15.0  |      | 20.0 | ns   |
| t <sub>PD2</sub>  | I/O input to non-registered output       | C1 = 35 pF        |          | 15.0  |          | 15.0  |      | 20.0 | ns   |
| t <sub>SU</sub>   | Global clock setup time                  |                   | 11.0     |       | 11.0     |       | 12.0 |      | ns   |
| t <sub>H</sub>    | Global clock hold time                   |                   | 0.0      |       | 0.0      |       | 0.0  |      | ns   |
| t <sub>FSU</sub>  | Global clock setup time of fast input    | (2)               | 3.0      |       | -        |       | 5.0  |      | ns   |
| t <sub>FH</sub>   | Global clock hold time of fast input     | (2)               | 0.0      |       | -        |       | 0.0  |      | ns   |
| t <sub>CO1</sub>  | Global clock to output delay             | C1 = 35 pF        |          | 8.0   |          | 8.0   |      | 12.0 | ns   |
| t <sub>CH</sub>   | Global clock high time                   |                   | 5.0      |       | 6.0      |       | 6.0  |      | ns   |
| t <sub>CL</sub>   | Global clock low time                    |                   | 5.0      |       | 6.0      |       | 6.0  |      | ns   |
| t <sub>ASU</sub>  | Array clock setup time                   |                   | 4.0      |       | 4.0      |       | 5.0  |      | ns   |
| t <sub>AH</sub>   | Array clock hold time                    |                   | 4.0      |       | 4.0      |       | 5.0  |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF        |          | 15.0  |          | 15.0  |      | 20.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                   | 6.0      |       | 6.5      |       | 8.0  |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                   | 6.0      |       | 6.5      |       | 8.0  |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (3)               | 6.0      |       | 6.5      |       | 8.0  |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (4)    | 1.0      |       | 1.0      |       | 1.0  |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period              |                   |          | 13.0  |          | 13.0  |      | 16.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (5)               | 76.9     |       | 76.9     |       | 62.5 |      | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period               |                   |          | 13.0  |          | 13.0  |      | 16.0 | ns   |
| f <sub>ACNT</sub> | Maximum internal array clock frequency   | (5)               | 76.9     |       | 76.9     |       | 62.5 |      | MHz  |
| f <sub>MAX</sub>  | Maximum clock frequency                  | (6)               | 100      |       | 83.3     | _     | 83.3 | _    | MHz  |

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (7) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

Tables 27 and 28 show the EPM7032S AC operating conditions.

| Table 2           | 77. EPM7032\$ External Time              | ing Parameter  | s (Part | 1 of 2 | <b>)</b> No | ote (1) |       |     |       |      |      |
|-------------------|--|----------------|---------|--------|-------------|---------|-------|-----|-------|------|------|
| Symbol            | Parameter                                | Conditions     |         |        |             | Speed   | Grade |     |       |      | Unit |
|                   |  |                | -5      |        | -6          |         | -7    |     | -10   |      |      |
|                   |  |                | Min     | Max    | Min         | Max     | Min   | Max | Min   | Max  |      |
| t <sub>PD1</sub>  | Input to non-registered output           | C1 = 35 pF     |         | 5.0    |             | 6.0     |       | 7.5 |       | 10.0 | ns   |
| t <sub>PD2</sub>  | I/O input to non-registered output       | C1 = 35 pF     |         | 5.0    |             | 6.0     |       | 7.5 |       | 10.0 | ns   |
| t <sub>SU</sub>   | Global clock setup time                  |                | 2.9     |        | 4.0         |         | 5.0   |     | 7.0   |      | ns   |
| t <sub>H</sub>    | Global clock hold time                   |                | 0.0     |        | 0.0         |         | 0.0   |     | 0.0   |      | ns   |
| t <sub>FSU</sub>  | Global clock setup time of fast input    |                | 2.5     |        | 2.5         |         | 2.5   |     | 3.0   |      | ns   |
| t <sub>FH</sub>   | Global clock hold time of fast input     |                | 0.0     |        | 0.0         |         | 0.0   |     | 0.5   |      | ns   |
| t <sub>CO1</sub>  | Global clock to output delay             | C1 = 35 pF     |         | 3.2    |             | 3.5     |       | 4.3 |       | 5.0  | ns   |
| t <sub>CH</sub>   | Global clock high time                   |                | 2.0     |        | 2.5         |         | 3.0   |     | 4.0   |      | ns   |
| t <sub>CL</sub>   | Global clock low time                    |                | 2.0     |        | 2.5         |         | 3.0   |     | 4.0   |      | ns   |
| t <sub>ASU</sub>  | Array clock setup time                   |                | 0.7     |        | 0.9         |         | 1.1   |     | 2.0   |      | ns   |
| t <sub>AH</sub>   | Array clock hold time                    |                | 1.8     |        | 2.1         |         | 2.7   |     | 3.0   |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF     |         | 5.4    |             | 6.6     |       | 8.2 |       | 10.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                | 2.5     |        | 2.5         |         | 3.0   |     | 4.0   |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                | 2.5     |        | 2.5         |         | 3.0   |     | 4.0   |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (2)            | 2.5     |        | 2.5         |         | 3.0   |     | 4.0   |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (3) | 1.0     |        | 1.0         |         | 1.0   |     | 1.0   |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period              |                |         | 5.7    |             | 7.0     |       | 8.6 |       | 10.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (4)            | 175.4   |        | 142.9       |         | 116.3 |     | 100.0 |      | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period               |                |         | 5.7    |             | 7.0     |       | 8.6 |       | 10.0 | ns   |

| Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1) |  |            |       |       |       |       |       |     |        |     |      |
|--|--|------------|-------|-------|-------|-------|-------|-----|--------|-----|------|
| Symbol   | Parameter                              | Conditions |       |       |       | Speed | Grade | !   |        |     | Unit |
|  |  |            | -     | -5 -6 |       |       |       |     | -7 -10 |     |      |
|  |  |            | Min   | Max   | Min   | Max   | Min   | Max | Min    | Max |      |
| f <sub>ACNT</sub>  | Maximum internal array clock frequency | (4)        | 175.4 |       | 142.9 |       | 116.3 |     | 100.0  |     | MHz  |
| f <sub>MAX</sub>   | Maximum clock frequency                | (5)        | 250.0 |       | 200.0 |       | 166.7 |     | 125.0  |     | MHz  |

| Table 2           | 8. EPM7032S Internal Tim          | ing Parameter  | <b>s</b> /  | Note (1) |     |     |     |     |     |     |    |  |
|-------------------|-----------------------------------|----------------|-------------|----------|-----|-----|-----|-----|-----|-----|----|--|
| Symbol            | Parameter                         | Conditions     | Speed Grade |          |     |     |     |     |     |     |    |  |
|                   |                                   |                | -           | 5        | -   | 6   | -7  |     | -10 |     |    |  |
|                   |                                   |                | Min         | Max      | Min | Max | Min | Max | Min | Max | -  |  |
| t <sub>IN</sub>   | Input pad and buffer delay        |                |             | 0.2      |     | 0.2 |     | 0.3 |     | 0.5 | ns |  |
| t <sub>IO</sub>   | I/O input pad and buffer delay    |                |             | 0.2      |     | 0.2 |     | 0.3 |     | 0.5 | ns |  |
| t <sub>FIN</sub>  | Fast input delay                  |                |             | 2.2      |     | 2.1 |     | 2.5 |     | 1.0 | ns |  |
| t <sub>SEXP</sub> | Shared expander delay             |                |             | 3.1      |     | 3.8 |     | 4.6 |     | 5.0 | ns |  |
| t <sub>PEXP</sub> | Parallel expander delay           |                |             | 0.9      |     | 1.1 |     | 1.4 |     | 0.8 | ns |  |
| t <sub>LAD</sub>  | Logic array delay                 |                |             | 2.6      |     | 3.3 |     | 4.0 |     | 5.0 | ns |  |
| t <sub>LAC</sub>  | Logic control array delay         |                |             | 2.5      |     | 3.3 |     | 4.0 |     | 5.0 | ns |  |
| t <sub>IOE</sub>  | Internal output enable delay      |                |             | 0.7      |     | 0.8 |     | 1.0 |     | 2.0 | ns |  |
| t <sub>OD1</sub>  | Output buffer and pad delay       | C1 = 35 pF     |             | 0.2      |     | 0.3 |     | 0.4 |     | 1.5 | ns |  |
| t <sub>OD2</sub>  | Output buffer and pad delay       | C1 = 35 pF (6) |             | 0.7      |     | 0.8 |     | 0.9 |     | 2.0 | ns |  |
| t <sub>OD3</sub>  | Output buffer and pad delay       | C1 = 35 pF     |             | 5.2      |     | 5.3 |     | 5.4 |     | 5.5 | ns |  |
| $t_{ZX1}$         | Output buffer enable delay        | C1 = 35 pF     |             | 4.0      |     | 4.0 |     | 4.0 |     | 5.0 | ns |  |
| t <sub>ZX2</sub>  | Output buffer enable delay        | C1 = 35 pF (6) |             | 4.5      |     | 4.5 |     | 4.5 |     | 5.5 | ns |  |
| t <sub>ZX3</sub>  | Output buffer enable delay        | C1 = 35 pF     |             | 9.0      |     | 9.0 |     | 9.0 |     | 9.0 | ns |  |
| $t_{XZ}$          | Output buffer disable delay       | C1 = 5 pF      |             | 4.0      |     | 4.0 |     | 4.0 |     | 5.0 | ns |  |
| t <sub>SU</sub>   | Register setup time               |                | 0.8         |          | 1.0 |     | 1.3 |     | 2.0 |     | ns |  |
| t <sub>H</sub>    | Register hold time                |                | 1.7         |          | 2.0 |     | 2.5 |     | 3.0 |     | ns |  |
| t <sub>FSU</sub>  | Register setup time of fast input |                | 1.9         |          | 1.8 |     | 1.7 |     | 3.0 |     | ns |  |
| t <sub>FH</sub>   | Register hold time of fast input  |                | 0.6         |          | 0.7 |     | 0.8 |     | 0.5 |     | ns |  |
| t <sub>RD</sub>   | Register delay                    |                |             | 1.2      |     | 1.6 |     | 1.9 |     | 2.0 | ns |  |
| t <sub>COMB</sub> | Combinatorial delay               |                |             | 0.9      |     | 1.1 |     | 1.4 |     | 2.0 | ns |  |
| t <sub>IC</sub>   | Array clock delay                 |                |             | 2.7      |     | 3.4 |     | 4.2 |     | 5.0 | ns |  |
| t <sub>EN</sub>   | Register enable time              |                |             | 2.6      |     | 3.3 |     | 4.0 |     | 5.0 | ns |  |
| t <sub>GLOB</sub> | Global control delay              |                |             | 1.6      |     | 1.4 |     | 1.7 |     | 1.0 | ns |  |
| t <sub>PRE</sub>  | Register preset time              |                |             | 2.0      |     | 2.4 |     | 3.0 |     | 3.0 | ns |  |
| t <sub>CLR</sub>  | Register clear time               |                |             | 2.0      |     | 2.4 |     | 3.0 |     | 3.0 | ns |  |

| Table 2           | 9. EPM7064\$ External Timi               | ing Parameters         | (Part 2 | 2 of 2) | No    | te (1) |       |     |       |      |      |
|-------------------|--|------------------------|---------|---------|-------|--------|-------|-----|-------|------|------|
| Symbol            | Parameter                                | Conditions Speed Grade |         |         |       |        |       |     |       |      | Unit |
|                   |  |                        | -       | -5 -6   |       | -7     |       | -10 |       |      |      |
|                   |  |                        | Min     | Max     | Min   | Max    | Min   | Max | Min   | Max  |      |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF             |         | 5.4     |       | 6.7    |       | 7.5 |       | 10.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                        | 2.5     |         | 2.5   |        | 3.0   |     | 4.0   |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                        | 2.5     |         | 2.5   |        | 3.0   |     | 4.0   |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (2)                    | 2.5     |         | 2.5   |        | 3.0   |     | 4.0   |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (3)         | 1.0     |         | 1.0   |        | 1.0   |     | 1.0   |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period              |                        |         | 5.7     |       | 7.1    |       | 8.0 |       | 10.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (4)                    | 175.4   |         | 140.8 |        | 125.0 |     | 100.0 |      | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period               |                        |         | 5.7     |       | 7.1    |       | 8.0 |       | 10.0 | ns   |
| f <sub>ACNT</sub> | Maximum internal array clock frequency   | (4)                    | 175.4   |         | 140.8 |        | 125.0 |     | 100.0 |      | MHz  |
| f <sub>MAX</sub>  | Maximum clock frequency                  | (5)                    | 250.0   |         | 200.0 |        | 166.7 |     | 125.0 |      | MHz  |

| Table 3           | O. EPM7064\$ Internal Tim      | ing Parameters | (Part | 1 of 2) | No  | te (1) |       |     |     |     |      |
|-------------------|--------------------------------|----------------|-------|---------|-----|--------|-------|-----|-----|-----|------|
| Symbol            | Parameter                      | Conditions     |       |         |     | Speed  | Grade |     |     |     | Unit |
|                   |                                |                | -5    |         | -6  |        | -7    |     | -10 |     |      |
|                   |                                |                | Min   | Max     | Min | Max    | Min   | Max | Min | Max |      |
| $t_{IN}$          | Input pad and buffer delay     |                |       | 0.2     |     | 0.2    |       | 0.5 |     | 0.5 | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay |                |       | 0.2     |     | 0.2    |       | 0.5 |     | 0.5 | ns   |
| t <sub>FIN</sub>  | Fast input delay               |                |       | 2.2     |     | 2.6    |       | 1.0 |     | 1.0 | ns   |
| t <sub>SEXP</sub> | Shared expander delay          |                |       | 3.1     |     | 3.8    |       | 4.0 |     | 5.0 | ns   |
| t <sub>PEXP</sub> | Parallel expander delay        |                |       | 0.9     |     | 1.1    |       | 0.8 |     | 0.8 | ns   |
| $t_{LAD}$         | Logic array delay              |                |       | 2.6     |     | 3.2    |       | 3.0 |     | 5.0 | ns   |
| t <sub>LAC</sub>  | Logic control array delay      |                |       | 2.5     |     | 3.2    |       | 3.0 |     | 5.0 | ns   |
| t <sub>IOE</sub>  | Internal output enable delay   |                |       | 0.7     |     | 0.8    |       | 2.0 |     | 2.0 | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay    | C1 = 35 pF     |       | 0.2     |     | 0.3    |       | 2.0 |     | 1.5 | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay    | C1 = 35 pF (6) |       | 0.7     |     | 0.8    |       | 2.5 |     | 2.0 | ns   |
| t <sub>OD3</sub>  | Output buffer and pad delay    | C1 = 35 pF     |       | 5.2     |     | 5.3    |       | 7.0 |     | 5.5 | ns   |
| $t_{ZX1}$         | Output buffer enable delay     | C1 = 35 pF     |       | 4.0     |     | 4.0    |       | 4.0 |     | 5.0 | ns   |
| $t_{ZX2}$         | Output buffer enable delay     | C1 = 35 pF (6) |       | 4.5     |     | 4.5    |       | 4.5 |     | 5.5 | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay     | C1 = 35 pF     |       | 9.0     |     | 9.0    |       | 9.0 |     | 9.0 | ns   |
| $t_{XZ}$          | Output buffer disable delay    | C1 = 5 pF      |       | 4.0     |     | 4.0    |       | 4.0 |     | 5.0 | ns   |
| t <sub>SU</sub>   | Register setup time            |                | 0.8   |         | 1.0 |        | 3.0   |     | 2.0 |     | ns   |
| t <sub>H</sub>    | Register hold time             |                | 1.7   |         | 2.0 |        | 2.0   |     | 3.0 |     | ns   |

| Symbol            | Parameter                         | Conditions | Speed Grade |      |     |      |     |      |     |      | Unit |
|-------------------|-----------------------------------|------------|-------------|------|-----|------|-----|------|-----|------|------|
|                   |                                   |            | -           | 5    | -   | 6    | -   | 7    | -1  | 10   | -    |
|                   |                                   |            | Min         | Max  | Min | Max  | Min | Max  | Min | Max  |      |
| t <sub>FSU</sub>  | Register setup time of fast input |            | 1.9         |      | 1.8 |      | 3.0 |      | 3.0 |      | ns   |
| t <sub>FH</sub>   | Register hold time of fast input  |            | 0.6         |      | 0.7 |      | 0.5 |      | 0.5 |      | ns   |
| t <sub>RD</sub>   | Register delay                    |            |             | 1.2  |     | 1.6  |     | 1.0  |     | 2.0  | ns   |
| t <sub>COMB</sub> | Combinatorial delay               |            |             | 0.9  |     | 1.0  |     | 1.0  |     | 2.0  | ns   |
| t <sub>IC</sub>   | Array clock delay                 |            |             | 2.7  |     | 3.3  |     | 3.0  |     | 5.0  | ns   |
| t <sub>EN</sub>   | Register enable time              |            |             | 2.6  |     | 3.2  |     | 3.0  |     | 5.0  | ns   |
| $t_{GLOB}$        | Global control delay              |            |             | 1.6  |     | 1.9  |     | 1.0  |     | 1.0  | ns   |
| t <sub>PRE</sub>  | Register preset time              |            |             | 2.0  |     | 2.4  |     | 2.0  |     | 3.0  | ns   |
| t <sub>CLR</sub>  | Register clear time               |            |             | 2.0  |     | 2.4  |     | 2.0  |     | 3.0  | ns   |
| t <sub>PIA</sub>  | PIA delay                         | (7)        |             | 1.1  |     | 1.3  |     | 1.0  |     | 1.0  | ns   |
| $t_{LPA}$         | Low-power adder                   | (8)        |             | 12.0 |     | 11.0 |     | 10.0 |     | 11.0 | ns   |

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in the low-power mode.

Tables 37 and 38 show the EPM7256S AC operating conditions.


| Symbol            | Parameter   | Conditions               | Speed Grade |     |        |      |        |      |          |
|-------------------|---|--------------------------|-------------|-----|--------|------|--------|------|----------|
|                   |   |                          | -7 -10      |     |        |      | -15    |      | Unit     |
|                   |   |                          | Min         | Max | Min    | Max  | Min    | Max  | -        |
| 4                 | Innut to non variatored output                                    | C4 25 pF                 | IVIIII      | 7.5 | IVIIII | 10.0 | IVIIII | 15.0 |          |
| t <sub>PD1</sub>  | Input to non-registered output I/O input to non-registered output | C1 = 35 pF<br>C1 = 35 pF |             | 7.5 |        | 10.0 |        | 15.0 | ns<br>ns |
| t <sub>SU</sub>   | Global clock setup time   |                          | 3.9         |     | 7.0    |      | 11.0   |      | ns       |
| t <sub>H</sub>    | Global clock hold time  |                          | 0.0         |     | 0.0    |      | 0.0    |      | ns       |
| t <sub>FSU</sub>  | Global clock setup time of fast input                             |                          | 3.0         |     | 3.0    |      | 3.0    |      | ns       |
| t <sub>FH</sub>   | Global clock hold time of fast input                              |                          | 0.0         |     | 0.5    |      | 0.0    |      | ns       |
| t <sub>CO1</sub>  | Global clock to output delay                                      | C1 = 35 pF               |             | 4.7 |        | 5.0  |        | 8.0  | ns       |
| t <sub>CH</sub>   | Global clock high time  |                          | 3.0         |     | 4.0    |      | 5.0    |      | ns       |
| t <sub>CL</sub>   | Global clock low time   |                          | 3.0         |     | 4.0    |      | 5.0    |      | ns       |
| t <sub>ASU</sub>  | Array clock setup time  |                          | 0.8         |     | 2.0    |      | 4.0    |      | ns       |
| t <sub>AH</sub>   | Array clock hold time   |                          | 1.9         |     | 3.0    |      | 4.0    |      | ns       |
| t <sub>ACO1</sub> | Array clock to output delay                                       | C1 = 35 pF               |             | 7.8 |        | 10.0 |        | 15.0 | ns       |
| t <sub>ACH</sub>  | Array clock high time   |                          | 3.0         |     | 4.0    |      | 6.0    |      | ns       |
| t <sub>ACL</sub>  | Array clock low time  |                          | 3.0         |     | 4.0    |      | 6.0    |      | ns       |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset                          | (2)                      | 3.0         |     | 4.0    |      | 6.0    |      | ns       |
| t <sub>ODH</sub>  | Output data hold time after clock                                 | C1 = 35 pF (3)           | 1.0         |     | 1.0    |      | 1.0    |      | ns       |
| t <sub>CNT</sub>  | Minimum global clock period                                       |                          |             | 7.8 |        | 10.0 |        | 13.0 | ns       |
| f <sub>CNT</sub>  | Maximum internal global clock frequency                           | (4)                      | 128.2       |     | 100.0  |      | 76.9   |      | MHz      |
| t <sub>ACNT</sub> | Minimum array clock period  |                          |             | 7.8 |        | 10.0 |        | 13.0 | ns       |
| f <sub>ACNT</sub> | Maximum internal array clock frequency                            | (4)                      | 128.2       |     | 100.0  |      | 76.9   |      | MHz      |
| f <sub>MAX</sub>  | Maximum clock frequency   | (5)                      | 166.7       |     | 125.0  |      | 100.0  |      | MHz      |

| Table 39. MAX 7000 I <sub>CC</sub> Equation Constants |      |      |       |  |  |  |  |
|---|------|------|-------|--|--|--|--|
| Device  | Α    | В    | С     |  |  |  |  |
| EPM7032   | 1.87 | 0.52 | 0.144 |  |  |  |  |
| EPM7064   | 1.63 | 0.74 | 0.144 |  |  |  |  |
| EPM7096   | 1.63 | 0.74 | 0.144 |  |  |  |  |
| EPM7128E  | 1.17 | 0.54 | 0.096 |  |  |  |  |
| EPM7160E  | 1.17 | 0.54 | 0.096 |  |  |  |  |
| EPM7192E  | 1.17 | 0.54 | 0.096 |  |  |  |  |
| EPM7256E  | 1.17 | 0.54 | 0.096 |  |  |  |  |
| EPM7032S  | 0.93 | 0.40 | 0.040 |  |  |  |  |
| EPM7064S  | 0.93 | 0.40 | 0.040 |  |  |  |  |
| EPM7128S  | 0.93 | 0.40 | 0.040 |  |  |  |  |
| EPM7160S  | 0.93 | 0.40 | 0.040 |  |  |  |  |
| EPM7192S  | 0.93 | 0.40 | 0.040 |  |  |  |  |
| EPM7256S  | 0.93 | 0.40 | 0.040 |  |  |  |  |

This calculation provides an  $I_{CC}$  estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual  $I_{CC}$  values should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figure 14 shows typical supply current versus frequency for MAX 7000 devices.

Figure 14. I<sub>CC</sub> vs. Frequency for MAX 7000 Devices (Part 1 of 2)



#### EPM7096





Figure 17. 68-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.



#### Notes:

- The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

