



Welcome to [E-XFL.COM](#)

[Understanding Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	12 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	100
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7128eqc160-12

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See [Table 4](#).

Feature	EPM7032 EPM7064 EPM7096	All MAX 7000E Devices	All MAX 7000S Devices
ISP via JTAG interface			✓
JTAG BST circuitry			✓(1)
Open-drain output option			✓
Fast input registers		✓	✓
Six global output enables		✓	✓
Two global clocks		✓	✓
Slew-rate control		✓	✓
MultiVolt interface (2)	✓	✓	✓
Programmable register	✓	✓	✓
Parallel expanders	✓	✓	✓
Shared expanders	✓	✓	✓
Power-saving mode	✓	✓	✓
Security bit	✓	✓	✓
PCI-compliant devices available	✓	✓	✓

Notes:

- (1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.
- (2) The MultiVolt I/O interface is not available in 44-pin packages.

The MAX 7000 architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. The MAX 7000 architecture easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000 devices are available in a wide range of packages, including PLCC, PGA, PQFP, RQFP, and TQFP packages. See [Table 5](#).

Table 5. MAX 7000 Maximum User I/O Pins <i>Note (1)</i>												
Device	44-Pin PLCC	44-Pin PQFP	44-Pin TQFP	68-Pin PLCC	84-Pin PLCC	100-Pin PQFP	100-Pin TQFP	160-Pin PQFP	160-Pin PGA	192-Pin PGA	208-Pin PQFP	208-Pin RQFP
EPM7032	36	36	36									
EPM7032S	36		36									
EPM7064	36		36	52	68	68						
EPM7064S	36		36		68		68					
EPM7096				52	64	76						
EPM7128E					68	84		100				
EPM7128S					68	84	84 (2)	100				
EPM7160E					64	84		104				
EPM7160S					64		84 (2)	104				
EPM7192E								124	124			
EPM7192S								124				
EPM7256E								132 (2)		164		164
EPM7256S											164 (2)	164


Notes:

- (1) When the JTAG interface in MAX 7000S devices is used for either boundary-scan testing or for ISP, four I/O pins become JTAG pins.
- (2) Perform a complete thermal analysis before committing a design to this device package. For more information, see the [Operating Requirements for Altera Devices Data Sheet](#).

MAX 7000 devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000 architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.

Figure 2. MAX 7000E & MAX 7000S Device Block Diagram



Logic Array Blocks

The MAX 7000 device architecture is based on the linking of high-performance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.


Each LAB is fed by the following signals:

- 36 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times for MAX 7000E and MAX 7000S devices

Macrocells

The MAX 7000 macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. The macrocell of EPM7032, EPM7064, and EPM7096 devices is shown in [Figure 3](#).

Figure 3. EPM7032, EPM7064 & EPM7096 Device Macrocell




Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay (t_{SEXP}) is incurred when shareable expanders are used. [Figure 5](#) shows how shareable expanders can feed multiple macrocells.

Figure 5. Shareable Expanders

Shareable expanders can be shared by any or all macrocells in an LAB.



Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-Scan Register Length

Device	Boundary-Scan Register Length
EPM7032S	1 (1)
EPM7064S	1 (1)
EPM7128S	288
EPM7160S	312
EPM7192S	360
EPM7256S	480

Note:

- (1) This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)

Device	IDCODE (32 Bits)			
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)
EPM7032S	0000	0111 0000 0011 0010	00001101110	1
EPM7064S	0000	0111 0000 0110 0100	00001101110	1
EPM7128S	0000	0111 0001 0010 1000	00001101110	1
EPM7160S	0000	0111 0001 0110 0000	00001101110	1
EPM7192S	0000	0111 0001 1001 0010	00001101110	1
EPM7256S	0000	0111 0010 0101 0110	00001101110	1

Notes:

- (1) The most significant bit (MSB) is on the left.
(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Table 15. MAX 7000 5.0-V Device DC Operating Conditions Note (9)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{IH}	High-level input voltage		2.0	$V_{CCINT} + 0.5$	V
V_{IL}	Low-level input voltage		-0.5 (8)	0.8	V
V_{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (10)	2.4		V
	3.3-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (10)	2.4		V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}$ (10)	$V_{CCIO} - 0.2$		V
V_{OL}	5.0-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (11)		0.45	V
	3.3-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (11)		0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}$ (11)		0.2	V
I_I	Leakage current of dedicated input pins	$V_I = -0.5 \text{ to } 5.5 \text{ V}$ (11)	-10	10	μA
I_{OZ}	I/O pin tri-state output off-state current	$V_I = -0.5 \text{ to } 5.5 \text{ V}$ (11), (12)	-40	40	μA

Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices Note (13)


Symbol	Parameter	Conditions	Min	Max	Unit
C_{IN}	Input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		12	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		12	pF

Table 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices Note (13)

Symbol	Parameter	Conditions	Min	Max	Unit
C_{IN}	Input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		15	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		15	pF

Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S Devices Note (13)

Symbol	Parameter	Conditions	Min	Max	Unit
C_{IN}	Dedicated input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		10	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		10	pF

Figure 12. MAX 7000 Timing Model**Notes:**

- (1) Only available in MAX 7000E and MAX 7000S devices.
- (2) Not available in 44-pin devices.

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. [Figure 13](#) shows the internal timing relationship of internal and external delay parameters.

For more information, see [Application Note 94 \(Understanding MAX 7000 Timing\)](#).

Tables 19 through 26 show the MAX 7000 and MAX 7000E AC operating conditions.

Symbol	Parameter	Conditions	-6 Speed Grade		-7 Speed Grade		Unit
			Min	Max	Min	Max	
t_{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t_{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t_{SU}	Global clock setup time		5.0		6.0		ns
t_H	Global clock hold time		0.0		0.0		ns
t_{FSU}	Global clock setup time of fast input	(2)	2.5		3.0		ns
t_{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns
t_{CO1}	Global clock to output delay	C1 = 35 pF		4.0		4.5	ns
t_{CH}	Global clock high time		2.5		3.0		ns
t_{CL}	Global clock low time		2.5		3.0		ns
t_{ASU}	Array clock setup time		2.5		3.0		ns
t_{AH}	Array clock hold time		2.0		2.0		ns
t_{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5	ns
t_{ACH}	Array clock high time		3.0		3.0		ns
t_{ACL}	Array clock low time		3.0		3.0		ns
t_{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		ns
t_{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t_{CNT}	Minimum global clock period			6.6		8.0	ns
f_{CNT}	Maximum internal global clock frequency	(5)	151.5		125.0		MHz
t_{ACNT}	Minimum array clock period			6.6		8.0	ns
f_{ACNT}	Maximum internal array clock frequency	(5)	151.5		125.0		MHz
f_{MAX}	Maximum clock frequency	(6)	200		166.7		MHz

Table 24. MAX 7000 & MAX 7000E Internal Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-12P)		MAX 7000 (-12) MAX 7000E (-12)			
			Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			1.0		2.0	ns	
t_{IO}	I/O input pad and buffer delay			1.0		2.0	ns	
t_{FIN}	Fast input delay	(2)		1.0		1.0	ns	
t_{SEXP}	Shared expander delay			7.0		7.0	ns	
t_{PEXP}	Parallel expander delay			1.0		1.0	ns	
t_{LAD}	Logic array delay			7.0		5.0	ns	
t_{LAC}	Logic control array delay			5.0		5.0	ns	
t_{IOE}	Internal output enable delay	(2)		2.0		2.0	ns	
t_{OD1}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		1.0		3.0	ns	
t_{OD2}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		2.0		4.0	ns	
t_{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		5.0		7.0	ns	
t_{ZX1}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		6.0		6.0	ns	
t_{ZX2}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		7.0		7.0	ns	
t_{ZX3}	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		10.0		10.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		6.0		6.0	ns	
t_{SU}	Register setup time		1.0		4.0		ns	
t_H	Register hold time		6.0		4.0		ns	
t_{FSU}	Register setup time of fast input	(2)	4.0		2.0		ns	
t_{FH}	Register hold time of fast input	(2)	0.0		2.0		ns	
t_{RD}	Register delay			2.0		1.0	ns	
t_{COMB}	Combinatorial delay			2.0		1.0	ns	
t_{IC}	Array clock delay			5.0		5.0	ns	
t_{EN}	Register enable time			7.0		5.0	ns	
t_{GLOB}	Global control delay			2.0		0.0	ns	
t_{PRE}	Register preset time			4.0		3.0	ns	
t_{CLR}	Register clear time			4.0		3.0	ns	
t_{PIA}	PIA delay			1.0		1.0	ns	
t_{LPA}	Low-power adder	(8)		12.0		12.0	ns	

Table 29. EPM7064S External Timing Parameters (Part 2 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t_{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.7		7.5		10.0	ns	
t_{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns	
t_{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns	
t_{CPPW}	Minimum pulse width for clear and preset	(2)		2.5		2.5		3.0		4.0	ns	
t_{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns	
t_{CNT}	Minimum global clock period			5.7		7.1		8.0		10.0	ns	
f_{CNT}	Maximum internal global clock frequency	(4)	175.4		140.8		125.0		100.0		MHz	
t_{ACNT}	Minimum array clock period			5.7		7.1		8.0		10.0	ns	
f_{ACNT}	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz	
f_{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz	

Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t_{IO}	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t_{FIN}	Fast input delay			2.2		2.6		1.0		1.0	ns	
t_{SEXP}	Shared expander delay			3.1		3.8		4.0		5.0	ns	
t_{PEXP}	Parallel expander delay			0.9		1.1		0.8		0.8	ns	
t_{LAD}	Logic array delay			2.6		3.2		3.0		5.0	ns	
t_{LAC}	Logic control array delay			2.5		3.2		3.0		5.0	ns	
t_{IOE}	Internal output enable delay			0.7		0.8		2.0		2.0	ns	
t_{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		2.0		1.5	ns	
t_{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		2.5		2.0	ns	
t_{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		7.0		5.5	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
t_{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
t_{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
t_{SU}	Register setup time		0.8		1.0		3.0		2.0		ns	
t_H	Register hold time		1.7		2.0		2.0		3.0		ns	

Table 32. EPM7128S Internal Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			0.2		0.5		0.5		2.0	ns	
t_{IO}	I/O input pad and buffer delay			0.2		0.5		0.5		2.0	ns	
t_{FIN}	Fast input delay			2.6		1.0		1.0		2.0	ns	
t_{SEXP}	Shared expander delay			3.7		4.0		5.0		8.0	ns	
t_{PEXP}	Parallel expander delay			1.1		0.8		0.8		1.0	ns	
t_{LAD}	Logic array delay			3.0		3.0		5.0		6.0	ns	
t_{LAC}	Logic control array delay			3.0		3.0		5.0		6.0	ns	
t_{IOE}	Internal output enable delay			0.7		2.0		2.0		3.0	ns	
t_{OD1}	Output buffer and pad delay	C1 = 35 pF		0.4		2.0		1.5		4.0	ns	
t_{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.9		2.5		2.0		5.0	ns	
t_{OD3}	Output buffer and pad delay	C1 = 35 pF		5.4		7.0		5.5		8.0	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns	
t_{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns	
t_{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns	
t_{SU}	Register setup time		1.0		3.0		2.0		4.0		ns	
t_H	Register hold time		1.7		2.0		5.0		4.0		ns	
t_{FSU}	Register setup time of fast input		1.9		3.0		3.0		2.0		ns	
t_{FH}	Register hold time of fast input		0.6		0.5		0.5		1.0		ns	
t_{RD}	Register delay			1.4		1.0		2.0		1.0	ns	
t_{COMB}	Combinatorial delay			1.0		1.0		2.0		1.0	ns	
t_{IC}	Array clock delay			3.1		3.0		5.0		6.0	ns	
t_{EN}	Register enable time			3.0		3.0		5.0		6.0	ns	
t_{GLOB}	Global control delay			2.0		1.0		1.0		1.0	ns	
t_{PRE}	Register preset time			2.4		2.0		3.0		4.0	ns	
t_{CLR}	Register clear time			2.4		2.0		3.0		4.0	ns	
t_{PIA}	PIA delay	(7)		1.4		1.0		1.0		2.0	ns	
t_{LPA}	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns	

Table 33. EPM7160S External Timing Parameters (Part 2 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
t_{ACNT}	Minimum array clock period			6.7		8.2		10.0		13.0	ns	
f_{ACNT}	Maximum internal array clock frequency	(4)	149.3		122.0		100.0		76.9		MHz	
f_{MAX}	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz	

Table 34. EPM7160S Internal Timing Parameters (Part 1 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			0.2		0.3		0.5		2.0	ns	
t_{IO}	I/O input pad and buffer delay			0.2		0.3		0.5		2.0	ns	
t_{FIN}	Fast input delay			2.6		3.2		1.0		2.0	ns	
t_{SEXP}	Shared expander delay			3.6		4.3		5.0		8.0	ns	
t_{PEXP}	Parallel expander delay			1.0		1.3		0.8		1.0	ns	
t_{LAD}	Logic array delay			2.8		3.4		5.0		6.0	ns	
t_{LAC}	Logic control array delay			2.8		3.4		5.0		6.0	ns	
t_{IOE}	Internal output enable delay			0.7		0.9		2.0		3.0	ns	
t_{OD1}	Output buffer and pad delay	C1 = 35 pF		0.4		0.5		1.5		4.0	ns	
t_{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.9		1.0		2.0		5.0	ns	
t_{OD3}	Output buffer and pad delay	C1 = 35 pF		5.4		5.5		5.5		8.0	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns	
t_{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns	
t_{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns	
t_{SU}	Register setup time		1.0		1.2		2.0		4.0		ns	
t_H	Register hold time		1.6		2.0		3.0		4.0		ns	
t_{FSU}	Register setup time of fast input		1.9		2.2		3.0		2.0		ns	
t_{FH}	Register hold time of fast input		0.6		0.8		0.5		1.0		ns	
t_{RD}	Register delay			1.3		1.6		2.0		1.0	ns	
t_{COMB}	Combinatorial delay			1.0		1.3		2.0		1.0	ns	
t_{IC}	Array clock delay			2.9		3.5		5.0		6.0	ns	
t_{EN}	Register enable time			2.8		3.4		5.0		6.0	ns	
t_{GLOB}	Global control delay			2.0		2.4		1.0		1.0	ns	
t_{PRE}	Register preset time			2.4		3.0		3.0		4.0	ns	

Table 36. EPM7192S Internal Timing Parameters (Part 2 of 2) Note (1)								
Symbol	Parameter	Conditions	Speed Grade				Unit	
			-7		-10			
			Min	Max	Min	Max		
t_H	Register hold time		1.7		3.0		4.0	ns
t_{FSU}	Register setup time of fast input		2.3		3.0		2.0	ns
t_{FH}	Register hold time of fast input		0.7		0.5		1.0	ns
t_{RD}	Register delay			1.4		2.0	1.0	ns
t_{COMB}	Combinatorial delay			1.2		2.0	1.0	ns
t_{IC}	Array clock delay			3.2		5.0	6.0	ns
t_{EN}	Register enable time			3.1		5.0	6.0	ns
t_{GLOB}	Global control delay			2.5		1.0	1.0	ns
t_{PRE}	Register preset time			2.7		3.0	4.0	ns
t_{CLR}	Register clear time			2.7		3.0	4.0	ns
t_{PIA}	PIA delay	(7)		2.4		1.0	2.0	ns
t_{LPA}	Low-power adder	(8)		10.0		11.0	13.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.


Table 38. EPM7256S Internal Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns	
t_{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
t_{FIN}	Fast input delay			3.4		1.0		2.0	ns	
t_{SEXP}	Shared expander delay			3.9		5.0		8.0	ns	
t_{PEXP}	Parallel expander delay			1.1		0.8		1.0	ns	
t_{LAD}	Logic array delay			2.6		5.0		6.0	ns	
t_{LAC}	Logic control array delay			2.6		5.0		6.0	ns	
t_{IOE}	Internal output enable delay			0.8		2.0		3.0	ns	
t_{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
t_{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
t_{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
t_{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
t_{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
t_{SU}	Register setup time		1.1		2.0		4.0		ns	
t_H	Register hold time		1.6		3.0		4.0		ns	
t_{FSU}	Register setup time of fast input		2.4		3.0		2.0		ns	
t_{FH}	Register hold time of fast input		0.6		0.5		1.0		ns	
t_{RD}	Register delay			1.1		2.0		1.0	ns	
t_{COMB}	Combinatorial delay			1.1		2.0		1.0	ns	
t_{IC}	Array clock delay			2.9		5.0		6.0	ns	
t_{EN}	Register enable time			2.6		5.0		6.0	ns	
t_{GLOB}	Global control delay			2.8		1.0		1.0	ns	
t_{PRE}	Register preset time			2.7		3.0		4.0	ns	
t_{CLR}	Register clear time			2.7		3.0		4.0	ns	
t_{PIA}	PIA delay	(7)		3.0		1.0		2.0	ns	
t_{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns	


Figure 14 shows typical supply current versus frequency for MAX 7000 devices.

Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 1 of 2)

EPM7032



EPM7064



EPM7096






Figure 15. I_{CC} vs. Frequency for MAX 7000S Devices (Part 2 of 2)

EPM7192S



EPM7256S



Device Pin-Outs

See the Altera web site (<http://www.altera.com>) or the *Altera Digital Library* for pin-out information.

Figure 19. 100-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 20. 160-Pin Package Pin-Out Diagram

Package outline not drawn to scale.






Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

**Figure 22. 208-Pin Package Pin-Out Diagram**

Package outline not drawn to scale.





Notes: