



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	100
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7128eqc160-15

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. MAX	7000S Device I	Features -				
Feature	EPM7032S	EPM7064S	EPM7128S	EPM7160S	EPM7192S	EPM7256S
Usable gates	600	1,250	2,500	3,200	3,750	5,000
Macrocells	32	64	128	160	192	256
Logic array blocks	2	4	8	10	12	16
Maximum user I/O pins	36	68	100	104	124	164
t _{PD} (ns)	5	5	6	6	7.5	7.5
t _{SU} (ns)	2.9	2.9	3.4	3.4	4.1	3.9
t _{FSU} (ns)	2.5	2.5	2.5	2.5	3	3
t _{CO1} (ns)	3.2	3.2	4	3.9	4.7	4.7
f _{CNT} (MHz)	175.4	175.4	147.1	149.3	125.0	128.2

...and More Features

- Open-drain output option in MAX 7000S devices
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
- Programmable security bit for protection of proprietary designs
- 3.3-V or 5.0-V operation
 - MultiVoltTM I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages)
 - Pin compatible with low-voltage MAX 7000A and MAX 7000B devices
- Enhanced features available in MAX 7000E and MAX 7000S devices
 - Six pin- or logic-driven output enable signals
 - Two global clock signals with optional inversion
 - Enhanced interconnect resources for improved routability
 - Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
 - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest
- Programming support
 - Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices
 - The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices


General Description

The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification , Revision 2.2. See Table 3 for available speed grades.

Device		Speed Grade									
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20	
EPM7032		✓	✓		✓		✓	✓	✓		
EPM7032S	✓	✓	✓		✓						
EPM7064		✓	✓		~		✓	~			
EPM7064S	✓	✓	✓		~						
EPM7096			✓		✓		✓	✓			
EPM7128E			✓	✓	~		✓	✓		✓	
EPM7128S		✓	✓		~			✓			
EPM7160E				✓	✓		✓	✓		~	
EPM7160S		✓	✓		~			~			
EPM7192E						✓	✓	✓		✓	
EPM7192S			✓		✓			✓			
EPM7256E						✓	✓	~		✓	
EPM7256S			✓		✓			✓			

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices.

Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram




Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (o ne from each macrocell) with inverted outputs that feed back in to the logic array. Each shareable expander can be used and shared byany or all macrocells in the LAB to build complex logic functions. A small delay ($t_{\rm SEXP}$) is incurred when shareable expanders are usedFigure 5 shows how shareable expanders can feed multiple macrocells.

Figure 5. Shareable Expanders

Shareable expanders can sheared by any or artiacrocells in an LAB.



Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell ORlogic, with five product terms a provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The programming times described in Tables 6 through 8 are associated with the worst-case method using the enhanced ISP algorithm.

Table 6. MAX 7000S t _{PU}	able 6. MAX 7000S t _{PULSE} & Cycle _{TCK} Values								
Device	Progra	ımming	Stand-Alone Verification						
	t _{PPULSE} (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cycle _{VTCK}					
EPM7032S	4.02	342,000	0.03	200,000					
EPM7064S	4.50	504,000	0.03	308,000					
EPM7128S	5.11	832,000	0.03	528,000					
EPM7160S	5.35	1,001,000	0.03	640,000					
EPM7192S	5.71	1,192,000	0.03	764,000					
EPM7256S	6.43	1,603,000	0.03	1,024,000					

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 7. MAX 7000S In-System Programming Times for Different Test Clock Frequencies											
Device		f _{TCK}									
	10 MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz										
EPM7032S	4.06	4.09	4.19	4.36	4.71	5.73	7.44	10.86	s		
EPM7064S	4.55	4.60	4.76	5.01	5.51	7.02	9.54	14.58	S		
EPM7128S	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S		
EPM7160S	5.45	5.55	5.85	6.35	7.35	10.35	15.36	25.37	S		
EPM7192S	5.83	5.95	6.30	6.90	8.09	11.67	17.63	29.55	S		
EPM7256S	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S		

Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies											
Device		f _{TCK}									
	10 MHz	MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz									
EPM7032S	0.05	0.07	0.13	0.23	0.43	1.03	2.03	4.03	s		
EPM7064S	0.06	0.09	0.18	0.34	0.64	1.57	3.11	6.19	S		
EPM7128S	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	S		
EPM7160S	0.09	0.16	0.35	0.67	1.31	3.23	6.43	12.83	S		
EPM7192S	0.11	0.18	0.41	0.79	1.56	3.85	7.67	15.31	S		
EPM7256S	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	S		

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 9. MAX 7000 J	ITAG Instruction	s
JTAG Instruction	Devices	Description
SAMPLE/PRELOAD	EPM7128S EPM7160S EPM7192S	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.
	EPM7256S	pattern output at the device pins.
EXTEST	EPM7128S EPM7160S EPM7192S EPM7256S	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation.
IDCODE	EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ISP Instructions	EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S	These instructions are used when programming MAX 7000S devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster download cable, or using a Jam File (.jam), Jam Byte-Code file (.jbc), or Serial Vector Format file (.svf) via an embedded processor or test equipment.

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-Scan Register Length							
Device	Boundary-Scan Register Length						
EPM7032S	1 (1)						
EPM7064S	1 (1)						
EPM7128S	288						
EPM7160S	312						
EPM7192S	360						
EPM7256S	480						

Note:

(1) This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)											
Device		IDCODE (32 Bits)									
	Version (4 Bits)										
EPM7032S	0000	0111 0000 0011 0010	00001101110	1							
EPM7064S	0000	0111 0000 0110 0100	00001101110	1							
EPM7128S	0000	0111 0001 0010 1000	00001101110	1							
EPM7160S	0000	0111 0001 0110 0000	00001101110	1							
EPM7192S	0000	0111 0001 1001 0010	00001101110	1							
EPM7256S	0000	0111 0010 0101 0110	00001101110	1							

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Design Security

All MAX 7000 devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

Each MAX 7000 device is functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 10. Test patterns can be used and then erased during early stages of the production flow.

Figure 10. MAX 7000 AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous VCC transitions of multiple outputs should be avoided for accurate measurement. 464Ω Threshold tests must not be performed [703 Ω] ≶ under AC conditions. Large-amplitude, . Device To Test fast ground-current ansients normally Output System occur as the deviceutputs discharge the load capacitæs. When these transients flow though the parasitic inductance between the device ground 250 Ω C1 (includes JIG $[8.06 \,\mathrm{K}\Omega]$ pin and the test system ground, capacitance) significant reductions in observable Device input noise immunity caresult. Numbers in rise and fall brackets are for 2.5-V devices and times < 3 ns outputs. Numbers without brackets are for 3.3-V devices and outputs.

QFP Carrier & Development Socket

MAX 7000 and MAX 7000E devices in QFP packages with 100 or more pins are shipped in special plastic carriers to protect the QFP leads. The carrier is used with a prototype development socket and special programming hardware available from Altera. This carrier technology makes it possible to program, test, erase, and reprogram a device without exposing the leads to mechanical stress.




For detailed information and carrier dimensions, refer to the *QFP Carrier* & *Development Socket Data Sheet*.



MAX 7000S devices are not shipped in carriers.

Figure 13. Switching Waveforms

 $t_R \& t_F < 3 \text{ ns.}$



Symbol	Parameter	Conditions	Speed Grade					
			MAX 700	OE (-10P)	MAX 70			
			Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.5		1.0	ns	
t _{IO}	I/O input pad and buffer delay			0.5		1.0	ns	
t _{FIN}	Fast input delay	(2)		1.0		1.0	ns	
t _{SEXP}	Shared expander delay			5.0		5.0	ns	
t _{PEXP}	Parallel expander delay			0.8		0.8	ns	
t_{LAD}	Logic array delay			5.0		5.0	ns	
t _{LAC}	Logic control array delay			5.0		5.0	ns	
t _{IOE}	Internal output enable delay	(2)		2.0		2.0	ns	
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		1.5		2.0	ns	
t _{OD2}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		2.0		2.5	ns	
t _{OD3}	Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		5.5		6.0	ns	
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		5.0		5.0	ns	
t _{ZX2}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		5.5		5.5	ns	
t _{ZX3}	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		5.0		5.0	ns	
t_{SU}	Register setup time		2.0		3.0		ns	
t_H	Register hold time		3.0		3.0		ns	
t _{FSU}	Register setup time of fast input	(2)	3.0		3.0		ns	
t_{FH}	Register hold time of fast input	(2)	0.5		0.5		ns	
t _{RD}	Register delay			2.0		1.0	ns	
t _{COMB}	Combinatorial delay			2.0		1.0	ns	
t _{IC}	Array clock delay			5.0		5.0	ns	
t_{EN}	Register enable time			5.0		5.0	ns	
t _{GLOB}	Global control delay			1.0		1.0	ns	
t _{PRE}	Register preset time			3.0		3.0	ns	
t _{CLR}	Register clear time			3.0		3.0	ns	
t_{PIA}	PIA delay			1.0		1.0	ns	
t _{LPA}	Low-power adder	(8)		11.0		11.0	ns	

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The f_{MAX} values represent the highest frequency for pipelined data.
- (7) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 27 and 28 show the EPM7032S AC operating conditions.

Table 2	77. EPM7032\$ External Time	ing Parameter	s (Part	1 of 2) No	ote (1)					
Symbol	Parameter	Conditions	Speed Grade								Unit
			-	5	-	6	-	7	-1	10	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t _{SU}	Global clock setup time		2.9		4.0		5.0		7.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		2.5		2.5		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.2		3.5		4.3		5.0	ns
t _{CH}	Global clock high time		2.0		2.5		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		2.5		3.0		4.0		ns
t _{ASU}	Array clock setup time		0.7		0.9		1.1		2.0		ns
t _{AH}	Array clock hold time		1.8		2.1		2.7		3.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.6		8.2		10.0	ns
t _{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			5.7		7.0		8.6		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
t _{ACNT}	Minimum array clock period			5.7		7.0		8.6		10.0	ns

Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions				Speed	Grade	1			Unit
			-	-5 -6 -7 -10							
			Min	Max	Min	Max	Min	Max	Min	Max	
f _{ACNT}	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Table 2	8. EPM7032S Internal Tim	ing Parameter	s /	Note (1)							
Symbol	Parameter	Conditions	Speed Grade								
			-5		-6		-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t _{FIN}	Fast input delay			2.2		2.1		2.5		1.0	ns
t _{SEXP}	Shared expander delay			3.1		3.8		4.6		5.0	ns
t _{PEXP}	Parallel expander delay			0.9		1.1		1.4		0.8	ns
t _{LAD}	Logic array delay			2.6		3.3		4.0		5.0	ns
t _{LAC}	Logic control array delay			2.5		3.3		4.0		5.0	ns
t _{IOE}	Internal output enable delay			0.7		0.8		1.0		2.0	ns
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t _{SU}	Register setup time		0.8		1.0		1.3		2.0		ns
t _H	Register hold time		1.7		2.0		2.5		3.0		ns
t _{FSU}	Register setup time of fast input		1.9		1.8		1.7		3.0		ns
t _{FH}	Register hold time of fast input		0.6		0.7		0.8		0.5		ns
t _{RD}	Register delay			1.2		1.6		1.9		2.0	ns
t _{COMB}	Combinatorial delay			0.9		1.1		1.4		2.0	ns
t _{IC}	Array clock delay			2.7		3.4		4.2		5.0	ns
t _{EN}	Register enable time			2.6		3.3		4.0		5.0	ns
t _{GLOB}	Global control delay			1.6		1.4		1.7		1.0	ns
t _{PRE}	Register preset time			2.0		2.4		3.0		3.0	ns
t _{CLR}	Register clear time			2.0		2.4		3.0		3.0	ns

Table 29. EPM7064S External Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions	Speed Grade								
			-5		-6		-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.7		7.5		10.0	ns
t _{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			5.7		7.1		8.0		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
t _{ACNT}	Minimum array clock period			5.7		7.1		8.0		10.0	ns
f _{ACNT}	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Table 3	Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2)Note (1)											
Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t _{FIN}	Fast input delay			2.2		2.6		1.0		1.0	ns	
t _{SEXP}	Shared expander delay			3.1		3.8		4.0		5.0	ns	
t_{PEXP}	Parallel expander delay			0.9		1.1		0.8		0.8	ns	
t_{LAD}	Logic array delay			2.6		3.2		3.0		5.0	ns	
t _{LAC}	Logic control array delay			2.5		3.2		3.0		5.0	ns	
t _{IOE}	Internal output enable delay			0.7		0.8		2.0		2.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		2.0		1.5	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		2.5		2.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		7.0		5.5	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
t _{SU}	Register setup time		0.8		1.0		3.0		2.0		ns	
t _H	Register hold time		1.7		2.0		2.0		3.0		ns	

Table 30. EPM7064S Internal Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	-5 -6		5 -6 -7 -10		-10			
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{FSU}	Register setup time of fast input		1.9		1.8		3.0		3.0		ns
t _{FH}	Register hold time of fast input		0.6		0.7		0.5		0.5		ns
t_{RD}	Register delay			1.2		1.6		1.0		2.0	ns
t _{COMB}	Combinatorial delay			0.9		1.0		1.0		2.0	ns
t _{IC}	Array clock delay			2.7		3.3		3.0		5.0	ns
t _{EN}	Register enable time			2.6		3.2		3.0		5.0	ns
t _{GLOB}	Global control delay			1.6		1.9		1.0		1.0	ns
t _{PRE}	Register preset time			2.0		2.4		2.0		3.0	ns
t _{CLR}	Register clear time			2.0		2.4		2.0		3.0	ns
t _{PIA}	PIA delay	(7)		1.1		1.3		1.0		1.0	ns
t_{LPA}	Low-power adder	(8)		12.0		11.0		10.0		11.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Table 34. EPM7160S Internal Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions				Speed	Grade				Unit
			-6 -7 -10 -15								
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{CLR}	Register clear time			2.4		3.0		3.0		4.0	ns
t _{PIA}	PIA delay	(7)		1.6		2.0		1.0		2.0	ns
t_{LPA}	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 35 and 36 show the EPM7192S AC operating conditions.

Table 3	Table 35. EPM7192S External Timing Parameters (Part 1 of 2) Note (1)											
Symbol	Parameter	Conditions	Speed Grade									
			-7		-10		-15		Ė			
			Min	Max	Min	Max	Min	Max				
t _{PD1}	Input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns			
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns			
t _{SU}	Global clock setup time		4.1		7.0		11.0		ns			
t _H	Global clock hold time		0.0		0.0		0.0		ns			
t _{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns			
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns			
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns			
t _{CH}	Global clock high time		3.0		4.0		5.0		ns			
t _{CL}	Global clock low time		3.0		4.0		5.0		ns			
t _{ASU}	Array clock setup time		1.0		2.0		4.0		ns			

Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the amplication or use of any information product or service described.

arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

