

Welcome to [E-XFL.COM](#)

[Understanding Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	6 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	100
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7128sqc160-6

Table 2. MAX 7000S Device Features

Feature	EPM7032S	EPM7064S	EPM7128S	EPM7160S	EPM7192S	EPM7256S
Usable gates	600	1,250	2,500	3,200	3,750	5,000
Macrocells	32	64	128	160	192	256
Logic array blocks	2	4	8	10	12	16
Maximum user I/O pins	36	68	100	104	124	164
t_{PD} (ns)	5	5	6	6	7.5	7.5
t_{SU} (ns)	2.9	2.9	3.4	3.4	4.1	3.9
t_{FSU} (ns)	2.5	2.5	2.5	2.5	3	3
t_{CO1} (ns)	3.2	3.2	4	3.9	4.7	4.7
f_{CNT} (MHz)	175.4	175.4	147.1	149.3	125.0	128.2

...and More Features

- Open-drain output option in MAX 7000S devices
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
- Programmable security bit for protection of proprietary designs
- 3.3-V or 5.0-V operation
 - MultiVolt™ I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages)
 - Pin compatible with low-voltage MAX 7000A and MAX 7000B devices
- Enhanced features available in MAX 7000E and MAX 7000S devices
 - Six pin- or logic-driven output enable signals
 - Two global clock signals with optional inversion
 - Enhanced interconnect resources for improved routability
 - Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
 - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

The MAX 7000 architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. The MAX 7000 architecture easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000 devices are available in a wide range of packages, including PLCC, PGA, PQFP, RQFP, and TQFP packages. See [Table 5](#).

Table 5. MAX 7000 Maximum User I/O Pins <i>Note (1)</i>												
Device	44-Pin PLCC	44-Pin PQFP	44-Pin TQFP	68-Pin PLCC	84-Pin PLCC	100-Pin PQFP	100-Pin TQFP	160-Pin PQFP	160-Pin PGA	192-Pin PGA	208-Pin PQFP	208-Pin RQFP
EPM7032	36	36	36									
EPM7032S	36		36									
EPM7064	36		36	52	68	68						
EPM7064S	36		36		68		68					
EPM7096				52	64	76						
EPM7128E					68	84		100				
EPM7128S					68	84	84 (2)	100				
EPM7160E					64	84		104				
EPM7160S					64		84 (2)	104				
EPM7192E								124	124			
EPM7192S								124				
EPM7256E								132 (2)		164		164
EPM7256S											164 (2)	164


Notes:

- (1) When the JTAG interface in MAX 7000S devices is used for either boundary-scan testing or for ISP, four I/O pins become JTAG pins.
- (2) Perform a complete thermal analysis before committing a design to this device package. For more information, see the [Operating Requirements for Altera Devices Data Sheet](#).

MAX 7000 devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000 architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.

Figure 2. MAX 7000E & MAX 7000S Device Block Diagram




Logic Array Blocks

The MAX 7000 device architecture is based on the linking of high-performance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

Figure 4 shows a MAX 7000E and MAX 7000S device macrocell.

Figure 4. MAX 7000E & MAX 7000S Device Macrocell



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

The programming times described in Tables 6 through 8 are associated with the worst-case method using the enhanced ISP algorithm.

Table 6. MAX 7000S t_{PPULSE} & Cycle_{TCK} Values

Device	Programming		Stand-Alone Verification	
	t_{PPULSE} (s)	Cycle _{PTCK}	t_{VPULSE} (s)	Cycle _{VTCK}
EPM7032S	4.02	342,000	0.03	200,000
EPM7064S	4.50	504,000	0.03	308,000
EPM7128S	5.11	832,000	0.03	528,000
EPM7160S	5.35	1,001,000	0.03	640,000
EPM7192S	5.71	1,192,000	0.03	764,000
EPM7256S	6.43	1,603,000	0.03	1,024,000

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 7. MAX 7000S In-System Programming Times for Different Test Clock Frequencies

Device	f_{TCK}								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032S	4.06	4.09	4.19	4.36	4.71	5.73	7.44	10.86	s
EPM7064S	4.55	4.60	4.76	5.01	5.51	7.02	9.54	14.58	s
EPM7128S	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	s
EPM7160S	5.45	5.55	5.85	6.35	7.35	10.35	15.36	25.37	s
EPM7192S	5.83	5.95	6.30	6.90	8.09	11.67	17.63	29.55	s
EPM7256S	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	s

Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies

Device	f_{TCK}								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032S	0.05	0.07	0.13	0.23	0.43	1.03	2.03	4.03	s
EPM7064S	0.06	0.09	0.18	0.34	0.64	1.57	3.11	6.19	s
EPM7128S	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	s
EPM7160S	0.09	0.16	0.35	0.67	1.31	3.23	6.43	12.83	s
EPM7192S	0.11	0.18	0.41	0.79	1.56	3.85	7.67	15.31	s
EPM7256S	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	s

Operating Conditions

Tables 13 through 18 provide information about absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V MAX 7000 devices.

Table 13. MAX 7000 5.0-V Device Absolute Maximum Ratings Note (1)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V
V _I	DC input voltage		-2.0	7.0	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
T _J	Junction temperature	Ceramic packages, under bias		150	°C
		PQFP and RQFP packages, under bias		135	°C

Table 14. MAX 7000 5.0-V Device Recommended Operating Conditions


Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4), (5)	4.75 (4.50)	5.25 (5.50)	V
V _{CCIO}	Supply voltage for output drivers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output drivers, 3.3-V operation	(3), (4), (6)	3.00 (3.00)	3.60 (3.60)	V
V _{CCISP}	Supply voltage during ISP	(7)	4.75	5.25	V
V _I	Input voltage		-0.5 (8)	V _{CCINT} + 0.5	V
V _O	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
T _J	Junction temperature	For commercial use	0	90	°C
		For industrial use	-40	105	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Notes to tables:

- (1) See the [Operating Requirements for Altera Devices Data Sheet](#).
- (2) Minimum DC input voltage on I/O pins is -0.5 V and on 4 dedicated input pins is -0.3 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) V_{CC} must rise monotonically.
- (5) The POR time for all 7000S devices does not exceed 300 μ s. The sufficient V_{CCINT} voltage level for POR is 4.5 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (6) 3.3-V I/O operation is not available for 44-pin packages.
- (7) The V_{CCISP} parameter applies only to MAX 7000S devices.
- (8) During in-system programming, the minimum DC input voltage is -0.3 V.
- (9) These values are specified under the MAX 7000 recommended operating conditions in [Table 14 on page 26](#).
- (10) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (11) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current.
- (12) When the JTAG interface is enabled in MAX 7000S devices, the input leakage current on the JTAG pins is typically -60 μ A.
- (13) Capacitance is measured at 25° C and is sample-tested only. The $OE1$ pin has a maximum capacitance of 20 pF.


Figure 11. shows the typical output drive characteristics of MAX 7000 devices.

Figure 11. Output Drive Characteristics of 5.0-V MAX 7000 Devices



Timing Model

MAX 7000 device timing can be analyzed with the Altera software, with a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in [Figure 12](#). MAX 7000 devices have fixed internal delays that enable the designer to determine the worst-case timing of any design. The Altera software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for a device-wide performance evaluation.

Figure 12. MAX 7000 Timing Model**Notes:**

- (1) Only available in MAX 7000E and MAX 7000S devices.
- (2) Not available in 44-pin devices.

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. [Figure 13](#) shows the internal timing relationship of internal and external delay parameters.



For more information, see [Application Note 94 \(Understanding MAX 7000 Timing\)](#).

Figure 13. Switching Waveforms

t_R & $t_F < 3$ ns.
 Inputs are driven at 3 V
 for a logic high and 0 V
 for a logic low. All timing
 characteristics are
 measured at 1.5 V.




Table 22. MAX 7000 & MAX 7000E Internal Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-10P)		MAX 7000 (-10) MAX 7000E (-10)			
			Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			0.5		1.0	ns	
t_{IO}	I/O input pad and buffer delay			0.5		1.0	ns	
t_{FIN}	Fast input delay	(2)		1.0		1.0	ns	
t_{SEXP}	Shared expander delay			5.0		5.0	ns	
t_{PEXP}	Parallel expander delay			0.8		0.8	ns	
t_{LAD}	Logic array delay			5.0		5.0	ns	
t_{LAC}	Logic control array delay			5.0		5.0	ns	
t_{IOE}	Internal output enable delay	(2)		2.0		2.0	ns	
t_{OD1}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	C1 = 35 pF		1.5		2.0	ns	
t_{OD2}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	C1 = 35 pF (7)		2.0		2.5	ns	
t_{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V or }3.3\text{ V}$	C1 = 35 pF (2)		5.5		6.0	ns	
t_{ZX1}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	C1 = 35 pF		5.0		5.0	ns	
t_{ZX2}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	C1 = 35 pF (7)		5.5		5.5	ns	
t_{ZX3}	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V or }3.3\text{ V}$	C1 = 35 pF (2)		9.0		9.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		5.0		5.0	ns	
t_{SU}	Register setup time		2.0		3.0		ns	
t_H	Register hold time		3.0		3.0		ns	
t_{FSU}	Register setup time of fast input	(2)	3.0		3.0		ns	
t_{FH}	Register hold time of fast input	(2)	0.5		0.5		ns	
t_{RD}	Register delay			2.0		1.0	ns	
t_{COMB}	Combinatorial delay			2.0		1.0	ns	
t_{IC}	Array clock delay			5.0		5.0	ns	
t_{EN}	Register enable time			5.0		5.0	ns	
t_{GLOB}	Global control delay			1.0		1.0	ns	
t_{PRE}	Register preset time			3.0		3.0	ns	
t_{CLR}	Register clear time			3.0		3.0	ns	
t_{PIA}	PIA delay			1.0		1.0	ns	
t_{LPA}	Low-power adder	(8)		11.0		11.0	ns	

Table 23. MAX 7000 & MAX 7000E External Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-12P)		MAX 7000 (-12) MAX 7000E (-12)			
			Min	Max	Min	Max		
t_{PD1}	Input to non-registered output	$C_1 = 35 \text{ pF}$		12.0		12.0	ns	
t_{PD2}	I/O input to non-registered output	$C_1 = 35 \text{ pF}$		12.0		12.0	ns	
t_{SU}	Global clock setup time		7.0		10.0		ns	
t_H	Global clock hold time		0.0		0.0		ns	
t_{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns	
t_{FH}	Global clock hold time of fast input	(2)	0.0		0.0		ns	
t_{CO1}	Global clock to output delay	$C_1 = 35 \text{ pF}$		6.0		6.0	ns	
t_{CH}	Global clock high time		4.0		4.0		ns	
t_{CL}	Global clock low time		4.0		4.0		ns	
t_{ASU}	Array clock setup time		3.0		4.0		ns	
t_{AH}	Array clock hold time		4.0		4.0		ns	
t_{ACO1}	Array clock to output delay	$C_1 = 35 \text{ pF}$		12.0		12.0	ns	
t_{ACH}	Array clock high time		5.0		5.0		ns	
t_{ACL}	Array clock low time		5.0		5.0		ns	
t_{CPPW}	Minimum pulse width for clear and preset	(3)	5.0		5.0		ns	
t_{ODH}	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (4)	1.0		1.0		ns	
t_{CNT}	Minimum global clock period			11.0		11.0	ns	
f_{CNT}	Maximum internal global clock frequency	(5)	90.9		90.9		MHz	
t_{ACNT}	Minimum array clock period			11.0		11.0	ns	
f_{ACNT}	Maximum internal array clock frequency	(5)	90.9		90.9		MHz	
f_{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz	

Table 24. MAX 7000 & MAX 7000E Internal Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-12P)		MAX 7000 (-12) MAX 7000E (-12)			
			Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			1.0		2.0	ns	
t_{IO}	I/O input pad and buffer delay			1.0		2.0	ns	
t_{FIN}	Fast input delay	(2)		1.0		1.0	ns	
t_{SEXP}	Shared expander delay			7.0		7.0	ns	
t_{PEXP}	Parallel expander delay			1.0		1.0	ns	
t_{LAD}	Logic array delay			7.0		5.0	ns	
t_{LAC}	Logic control array delay			5.0		5.0	ns	
t_{IOE}	Internal output enable delay	(2)		2.0		2.0	ns	
t_{OD1}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		1.0		3.0	ns	
t_{OD2}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		2.0		4.0	ns	
t_{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		5.0		7.0	ns	
t_{ZX1}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		6.0		6.0	ns	
t_{ZX2}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		7.0		7.0	ns	
t_{ZX3}	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		10.0		10.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		6.0		6.0	ns	
t_{SU}	Register setup time		1.0		4.0		ns	
t_H	Register hold time		6.0		4.0		ns	
t_{FSU}	Register setup time of fast input	(2)	4.0		2.0		ns	
t_{FH}	Register hold time of fast input	(2)	0.0		2.0		ns	
t_{RD}	Register delay			2.0		1.0	ns	
t_{COMB}	Combinatorial delay			2.0		1.0	ns	
t_{IC}	Array clock delay			5.0		5.0	ns	
t_{EN}	Register enable time			7.0		5.0	ns	
t_{GLOB}	Global control delay			2.0		0.0	ns	
t_{PRE}	Register preset time			4.0		3.0	ns	
t_{CLR}	Register clear time			4.0		3.0	ns	
t_{PIA}	PIA delay			1.0		1.0	ns	
t_{LPA}	Low-power adder	(8)		12.0		12.0	ns	

Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
f_{ACNT}	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz	
f_{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz	

Table 28. EPM7032S Internal Timing Parameters Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
t_{IO}	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
t_{FIN}	Fast input delay			2.2		2.1		2.5		1.0	ns	
t_{SEXP}	Shared expander delay			3.1		3.8		4.6		5.0	ns	
t_{PEXP}	Parallel expander delay			0.9		1.1		1.4		0.8	ns	
t_{LAD}	Logic array delay			2.6		3.3		4.0		5.0	ns	
t_{LAC}	Logic control array delay			2.5		3.3		4.0		5.0	ns	
t_{IOE}	Internal output enable delay			0.7		0.8		1.0		2.0	ns	
t_{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns	
t_{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns	
t_{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
t_{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
t_{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
t_{SU}	Register setup time		0.8		1.0		1.3		2.0		ns	
t_H	Register hold time		1.7		2.0		2.5		3.0		ns	
t_{FSU}	Register setup time of fast input		1.9		1.8		1.7		3.0		ns	
t_{FH}	Register hold time of fast input		0.6		0.7		0.8		0.5		ns	
t_{RD}	Register delay			1.2		1.6		1.9		2.0	ns	
t_{COMB}	Combinatorial delay			0.9		1.1		1.4		2.0	ns	
t_C	Array clock delay			2.7		3.4		4.2		5.0	ns	
t_{EN}	Register enable time			2.6		3.3		4.0		5.0	ns	
t_{GLOB}	Global control delay			1.6		1.4		1.7		1.0	ns	
t_{PRE}	Register preset time			2.0		2.4		3.0		3.0	ns	
t_{CLR}	Register clear time			2.0		2.4		3.0		3.0	ns	

Tables 31 and 32 show the EPM7128S AC operating conditions.

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
t_{PD1}	Input to non-registered output	$C_1 = 35 \text{ pF}$		6.0		7.5		10.0		15.0	ns	
t_{PD2}	I/O input to non-registered output	$C_1 = 35 \text{ pF}$		6.0		7.5		10.0		15.0	ns	
t_{SU}	Global clock setup time		3.4		6.0		7.0		11.0		ns	
t_H	Global clock hold time		0.0		0.0		0.0		0.0		ns	
t_{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns	
t_{FH}	Global clock hold time of fast input		0.0		0.5		0.5		0.0		ns	
t_{CO1}	Global clock to output delay	$C_1 = 35 \text{ pF}$		4.0		4.5		5.0		8.0	ns	
t_{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns	
t_{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns	
t_{ASU}	Array clock setup time		0.9		3.0		2.0		4.0		ns	
t_{AH}	Array clock hold time		1.8		2.0		5.0		4.0		ns	
t_{ACO1}	Array clock to output delay	$C_1 = 35 \text{ pF}$		6.5		7.5		10.0		15.0	ns	
t_{ACH}	Array clock high time		3.0		3.0		4.0		6.0		ns	
t_{ACL}	Array clock low time		3.0		3.0		4.0		6.0		ns	
t_{CPPW}	Minimum pulse width for clear and preset	(2)		3.0		3.0		4.0		6.0		ns
t_{ODH}	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		1.0		ns	
t_{CNT}	Minimum global clock period			6.8		8.0		10.0		13.0	ns	
f_{CNT}	Maximum internal global clock frequency	(4)	147.1		125.0		100.0		76.9		MHz	
t_{ACNT}	Minimum array clock period			6.8		8.0		10.0		13.0	ns	
f_{ACNT}	Maximum internal array clock frequency	(4)	147.1		125.0		100.0		76.9		MHz	
f_{MAX}	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz	

Table 36. EPM7192S Internal Timing Parameters (Part 2 of 2) Note (1)								
Symbol	Parameter	Conditions	Speed Grade				Unit	
			-7		-10			
			Min	Max	Min	Max		
t_H	Register hold time		1.7		3.0		4.0	ns
t_{FSU}	Register setup time of fast input		2.3		3.0		2.0	ns
t_{FH}	Register hold time of fast input		0.7		0.5		1.0	ns
t_{RD}	Register delay			1.4		2.0	1.0	ns
t_{COMB}	Combinatorial delay			1.2		2.0	1.0	ns
t_{IC}	Array clock delay			3.2		5.0	6.0	ns
t_{EN}	Register enable time			3.1		5.0	6.0	ns
t_{GLOB}	Global control delay			2.5		1.0	1.0	ns
t_{PRE}	Register preset time			2.7		3.0	4.0	ns
t_{CLR}	Register clear time			2.7		3.0	4.0	ns
t_{PIA}	PIA delay	(7)		2.4		1.0	2.0	ns
t_{LPA}	Low-power adder	(8)		10.0		11.0	13.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 37 and 38 show the EPM7256S AC operating conditions.


Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
t_{PD1}	Input to non-registered output	$C_1 = 35 \text{ pF}$		7.5		10.0		15.0	ns	
t_{PD2}	I/O input to non-registered output	$C_1 = 35 \text{ pF}$		7.5		10.0		15.0	ns	
t_{SU}	Global clock setup time		3.9		7.0		11.0		ns	
t_H	Global clock hold time		0.0		0.0		0.0		ns	
t_{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns	
t_{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns	
t_{CO1}	Global clock to output delay	$C_1 = 35 \text{ pF}$		4.7		5.0		8.0	ns	
t_{CH}	Global clock high time		3.0		4.0		5.0		ns	
t_{CL}	Global clock low time		3.0		4.0		5.0		ns	
t_{ASU}	Array clock setup time		0.8		2.0		4.0		ns	
t_{AH}	Array clock hold time		1.9		3.0		4.0		ns	
t_{ACO1}	Array clock to output delay	$C_1 = 35 \text{ pF}$		7.8		10.0		15.0	ns	
t_{ACH}	Array clock high time		3.0		4.0		6.0		ns	
t_{ACL}	Array clock low time		3.0		4.0		6.0		ns	
t_{CPPW}	Minimum pulse width for clear and preset	(2)		3.0		4.0		6.0	ns	
t_{ODH}	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		ns	
t_{CNT}	Minimum global clock period			7.8		10.0		13.0	ns	
f_{CNT}	Maximum internal global clock frequency	(4)	128.2		100.0		76.9		MHz	
t_{ACNT}	Minimum array clock period			7.8		10.0		13.0	ns	
f_{ACNT}	Maximum internal array clock frequency	(4)	128.2		100.0		76.9		MHz	
f_{MAX}	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz	

Table 38. EPM7256S Internal Timing Parameters Note (1)


Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
t_{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns	
t_{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
t_{FIN}	Fast input delay			3.4		1.0		2.0	ns	
t_{SEXP}	Shared expander delay			3.9		5.0		8.0	ns	
t_{PEXP}	Parallel expander delay			1.1		0.8		1.0	ns	
t_{LAD}	Logic array delay			2.6		5.0		6.0	ns	
t_{LAC}	Logic control array delay			2.6		5.0		6.0	ns	
t_{IOE}	Internal output enable delay			0.8		2.0		3.0	ns	
t_{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
t_{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
t_{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
t_{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
t_{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
t_{SU}	Register setup time		1.1		2.0		4.0		ns	
t_H	Register hold time		1.6		3.0		4.0		ns	
t_{FSU}	Register setup time of fast input		2.4		3.0		2.0		ns	
t_{FH}	Register hold time of fast input		0.6		0.5		1.0		ns	
t_{RD}	Register delay			1.1		2.0		1.0	ns	
t_{COMB}	Combinatorial delay			1.1		2.0		1.0	ns	
t_{IC}	Array clock delay			2.9		5.0		6.0	ns	
t_{EN}	Register enable time			2.6		5.0		6.0	ns	
t_{GLOB}	Global control delay			2.8		1.0		1.0	ns	
t_{PRE}	Register preset time			2.7		3.0		4.0	ns	
t_{CLR}	Register clear time			2.7		3.0		4.0	ns	
t_{PIA}	PIA delay	(7)		3.0		1.0		2.0	ns	
t_{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns	

Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 2 of 2)


EPM7128E



EPM7160E



EPM7192E



EPM7256E





Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.



101 Innovation Drive

San Jose, CA 95134

(408) 544-7000

www.altera.com

Applications Hotline:

(800) 800-EPLD

Literature Services:

literature@altera.com

Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

