



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Details	
Product Status	Active
Programmable Type	EE PLD
Delay Time tpd(1) Max	6 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	10
Number of Macrocells	160
Number of Gates	3200
Number of I/O	64
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7160slc84-6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	 Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest Programming support Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices
General Description	The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) <i>PCI Local Bus Specification, Revision 2.2.</i> See Table 3 for available speed grades.

Device					Speed	Grade				
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20
EPM7032		>	~		>		>	~	 	
EPM7032S	\checkmark	\checkmark	~		 Image: A start of the start of					
EPM7064		>	~		>		>	~		
EPM7064S	\checkmark	\checkmark	~		 Image: A set of the set of the					
EPM7096			\checkmark		\checkmark		>	\checkmark		
EPM7128E			~	\checkmark	 Image: A start of the start of		>	~		~
EPM7128S		\checkmark	~		 Image: A start of the start of			~		
EPM7160E				~	~		\checkmark	~		\checkmark
EPM7160S		>	~		>			~		
EPM7192E						~	>	~		>
EPM7192S			\checkmark		>			\checkmark		
EPM7256E						~	>	~		>
EPM7256S			\checkmark		\checkmark			\checkmark		

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices.






Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram





Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells


The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay (t_{SEXP}) is incurred when shareable expanders are used. Figure 5 shows how shareable expanders can feed multiple macrocells.

Figure 5. Shareable Expanders



Shareable expanders can be shared by any or all macrocells in an LAB.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.



For more information on using the Jam language, refer to AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor.

The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000S device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. *Enter ISP*. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase.* Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program*. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. *Verify.* Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. *Exit ISP*. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000S Device

The time required to program a single MAX 7000S device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$
where: t_{PROG} = Programming time
 t_{PPULSE} = Sum of the fixed times to erase, program, and
verify the EEPROM cells
 $Cycle_{PTCK}$ = Number of TCK cycles to program a device
 f_{TCK} = TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000S device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$
where: t_{VER} = Verify time
 t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells
 $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

By using an external 5.0-V pull-up resistor, output pins on MAX 7000S devices can be set to meet 5.0-V CMOS input voltages. When V_{CCIO} is 3.3 V, setting the open drain option will turn off the output pull-up transistor, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages. When V_{CCIO} is 5.0 V, setting the output drain option is not necessary because the pull-up transistor will already turn off when the pin exceeds approximately 3.8 V, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages.

Slew-Rate Control

The output buffer for each MAX 7000E and MAX 7000S I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the Turbo Bit is turned off, the slew rate is set for low noise performance. For MAX 7000S devices, each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis.

MAX 7000 devices can be programmed on Windows-based PCs with the Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs a continuity check to ensure adequate electrical contact between the adapter and the device.

For more information, see the *Altera Programming Hardware Data Sheet*.

The Altera development system can use text- or waveform-format test vectors created with the Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional behavior of a MAX 7000 device with the results of simulation. Moreover, Data I/O, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.



For more information, see the Programming Hardware Manufacturers.

Programming with External Hardware

devices.

Figure 9 shows the timing requirements for the JTAG signals.




Table 12 shows the JTAG timing parameters and values for MAX 7000S

Table 1	2. JTAG Timing Parameters & Values for MAX 70	00S De	vices	
Symbol	Parameter	Min	Мах	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		25	ns
t _{JSZX}	Update register high impedance to valid output		25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns




For more information, see *Application Note* 39 (IEEE 1149.1 (JTAG) *Boundary-Scan Testing in Altera Devices*).

Design Security All MAX 7000 devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

Each MAX 7000 device is functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 10. Test patterns can be used and then erased during early stages of the production flow.

Figure 10. MAX 7000 AC Test Conditions



QFP Carrier & Development Socket

MAX 7000 and MAX 7000E devices in QFP packages with 100 or more pins are shipped in special plastic carriers to protect the QFP leads. The carrier is used with a prototype development socket and special programming hardware available from Altera. This carrier technology makes it possible to program, test, erase, and reprogram a device without exposing the leads to mechanical stress.



For detailed information and carrier dimensions, refer to the *QFP Carrier* & *Development Socket Data Sheet*.

MAX 7000S devices are not shipped in carriers.

Tables 19 through 26 show the MAX 7000 and MAX 7000E AC $\,$ operating conditions.

Symbol	Parameter	Conditions	-6 Speed Grade		-7 Spee	Unit	
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{SU}	Global clock setup time		5.0		6.0		ns
t _H	Global clock hold time		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	2.5		3.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.0		4.5	ns
t _{CH}	Global clock high time		2.5		3.0		ns
t _{CL}	Global clock low time		2.5		3.0		ns
t _{ASU}	Array clock setup time		2.5		3.0		ns
t _{AH}	Array clock hold time		2.0		2.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5	ns
t _{ACH}	Array clock high time		3.0		3.0		ns
t _{ACL}	Array clock low time		3.0		3.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.6		8.0	ns
^f сnт	Maximum internal global clock frequency	(5)	151.5		125.0		MHz
t _{ACNT}	Minimum array clock period			6.6		8.0	ns
facnt	Maximum internal array clock frequency	(5)	151.5		125.0		MHz
f _{MAX}	Maximum clock frequency	(6)	200		166.7		MHz

Table 2	Table 21. MAX 7000 & MAX 7000E External Timing Parameters Note (1) Symbol Parameter Conditions Speed Grade Unit											
Symbol	Parameter	Conditions	Speed Grade									
			MAX 700	0E (-10P)		00 (-10) Doe (-10)						
			Min	Мах	Min	Max						
t _{PD1}	Input to non-registered output	C1 = 35 pF		10.0		10.0	ns					
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		10.0		10.0	ns					
t _{SU}	Global clock setup time		7.0		8.0		ns					
t _H	Global clock hold time		0.0		0.0		ns					
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns					
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns					
t _{CO1}	Global clock to output delay	C1 = 35 pF		5.0		5	ns					
t _{CH}	Global clock high time		4.0		4.0		ns					
t _{CL}	Global clock low time		4.0		4.0		ns					
t _{ASU}	Array clock setup time		2.0		3.0		ns					
t _{AH}	Array clock hold time		3.0		3.0		ns					
t _{ACO1}	Array clock to output delay	C1 = 35 pF		10.0		10.0	ns					
t _{ACH}	Array clock high time		4.0		4.0		ns					
t _{ACL}	Array clock low time		4.0		4.0		ns					
t _{CPPW}	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns					
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns					
t _{CNT}	Minimum global clock period			10.0		10.0	ns					
f _{CNT}	Maximum internal global clock frequency	(5)	100.0		100.0		MHz					
t _{ACNT}	Minimum array clock period			10.0		10.0	ns					
f _{acnt}	Maximum internal array clock frequency	(5)	100.0		100.0		MHz					
f _{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz					

Symbol	Parameter	Conditions		Speed	Grade		Unit
			MAX 700	0E (-10P)		00 (-10) Doe (-10)	
			Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.5		1.0	ns
t _{IO}	I/O input pad and buffer delay			0.5		1.0	ns
t _{FIN}	Fast input delay	(2)		1.0		1.0	ns
t _{SEXP}	Shared expander delay			5.0		5.0	ns
t _{PEXP}	Parallel expander delay			0.8		0.8	ns
t _{LAD}	Logic array delay			5.0		5.0	ns
t _{LAC}	Logic control array delay			5.0		5.0	ns
t _{IOE}	Internal output enable delay	(2)		2.0		2.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		1.5		2.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		2.0		2.5	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		5.5		6.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		5.0		5.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		5.5		5.5	ns
t _{ZX3}	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		5.0		5.0	ns
t _{SU}	Register setup time		2.0		3.0		ns
t _H	Register hold time		3.0		3.0		ns
t _{FSU}	Register setup time of fast input	(2)	3.0		3.0		ns
t _{FH}	Register hold time of fast input	(2)	0.5		0.5		ns
t _{RD}	Register delay			2.0		1.0	ns
t _{COMB}	Combinatorial delay			2.0		1.0	ns
t _{IC}	Array clock delay			5.0		5.0	ns
t _{EN}	Register enable time			5.0		5.0	ns
t _{GLOB}	Global control delay			1.0		1.0	ns
t _{PRE}	Register preset time			3.0		3.0	ns
t _{CLR}	Register clear time			3.0		3.0	ns
t _{PIA}	PIA delay			1.0		1.0	ns
t _{LPA}	Low-power adder	(8)		11.0		11.0	ns

	5. MAX 7000 & MAX 7000E	-	aramete		lote (1)				Unit	
Symbol	Parameter	Conditions	Speed Grade							
			-	15	-15T		-2	20		
			Min	Max	Min	Max	Min	Max		
t _{PD1}	Input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns	
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns	
t _{SU}	Global clock setup time		11.0		11.0		12.0		ns	
t _H	Global clock hold time		0.0		0.0		0.0		ns	
t _{FSU}	Global clock setup time of fast input	(2)	3.0		-		5.0		ns	
t _{FH}	Global clock hold time of fast input	(2)	0.0		-		0.0		ns	
t _{CO1}	Global clock to output delay	C1 = 35 pF		8.0		8.0		12.0	ns	
t _{CH}	Global clock high time		5.0		6.0		6.0		ns	
t _{CL}	Global clock low time		5.0		6.0		6.0		ns	
t _{ASU}	Array clock setup time		4.0		4.0		5.0		ns	
t _{AH}	Array clock hold time		4.0		4.0		5.0		ns	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		15.0		15.0		20.0	ns	
t _{ACH}	Array clock high time		6.0		6.5		8.0		ns	
t _{ACL}	Array clock low time		6.0		6.5		8.0		ns	
t _{CPPW}	Minimum pulse width for clear and preset	(3)	6.0		6.5		8.0		ns	
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		1.0		ns	
t _{CNT}	Minimum global clock period			13.0		13.0		16.0	ns	
fcnt	Maximum internal global clock frequency	(5)	76.9		76.9		62.5		MHz	
t _{acnt}	Minimum array clock period			13.0		13.0		16.0	ns	
facnt	Maximum internal array clock frequency	(5)	76.9		76.9		62.5		MHz	
f _{MAX}	Maximum clock frequency	(6)	100		83.3		83.3		MHz	

Symbol	Parameter	Conditions	Speed Grade								
			-	6	-	7	-10		-15		-
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{SU}	Global clock setup time		3.4		6.0		7.0		11.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.0		4.5		5.0		8.0	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time		0.9		3.0		2.0		4.0		ns
t _{AH}	Array clock hold time		1.8		2.0		5.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5		10.0		15.0	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		6.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		3.0		4.0		6.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.8		8.0		10.0		13.0	ns
fcnt	Maximum internal global clock frequency	(4)	147.1		125.0		100.0		76.9		MHz
t _{acnt}	Minimum array clock period			6.8		8.0		10.0		13.0	ns
facnt	Maximum internal array clock frequency	(4)	147.1		125.0		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz

Tables 31 and 32 show the EPM7128S AC operating conditions.

٦

Г


Symbol	Parameter	Conditions	Speed Grade						
			-7		-10		-15		1
			Min	Max	Min	Max	Min	Max	
t _H	Register hold time		1.7		3.0		4.0		ns
t _{FSU}	Register setup time of fast input		2.3		3.0		2.0		ns
t _{FH}	Register hold time of fast input		0.7		0.5		1.0		ns
t _{RD}	Register delay			1.4		2.0		1.0	ns
t _{COMB}	Combinatorial delay			1.2		2.0		1.0	ns
t _{IC}	Array clock delay			3.2		5.0		6.0	ns
t _{EN}	Register enable time			3.1		5.0		6.0	ns
t _{GLOB}	Global control delay			2.5		1.0		1.0	ns
t _{PRE}	Register preset time			2.7		3.0		4.0	ns
t _{CLR}	Register clear time			2.7		3.0		4.0	ns
t _{PIA}	PIA delay	(7)		2.4		1.0		2.0	ns
t _{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns

Notes to tables:


- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Figure 14 shows typical supply current versus frequency for MAX 7000 devices.





EPM7096







Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 2 of 2)

Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 17. 68-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




Notes:

- The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 18. 84-Pin Package Pin-Out Diagram

Package outline not drawn to scale.



84-Pin PLCC

Notes:

- (1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.
- (2) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (3) JTAG ports are available in MAX 7000S devices only.