



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 10 ns   |
| Voltage Supply - Internal       | 4.75V ~ 5.25V   |
| Number of Logic Elements/Blocks | 10  |
| Number of Macrocells            | 160   |
| Number of Gates                 | 3200  |
| Number of I/O                   | 84  |
| Operating Temperature           | 0°C ~ 70°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 100-TQFP  |
| Supplier Device Package         | 100-TQFP (14x14)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/intel/epm7160stc100-10">https://www.e-xfl.com/product-detail/intel/epm7160stc100-10</a> |


Each LAB is fed by the following signals:

- 36 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times for MAX 7000E and MAX 7000S devices

## Macrocells

The MAX 7000 macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. The macrocell of EPM7032, EPM7064, and EPM7096 devices is shown in Figure 3.

**Figure 3. EPM7032, EPM7064 & EPM7096 Device Macrocell**



Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-to-output performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in [Figure 1](#). In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in [Figure 2](#), these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in [Figures 3 and 4](#), the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.

All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.


## Expander Product Terms

Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms (“expanders”) that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

## Programmable Interconnect Array

Logic is routed between LABs via the programmable interconnect array (PIA). This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000 dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 7 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

**Figure 7. PIA Routing**



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA has a fixed delay. The PIA thus eliminates skew between signals and makes timing performance easy to predict.

## I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or  $V_{CC}$ . Figure 8 shows the I/O control block for the MAX 7000 family. The I/O control block of EPM7032, EPM7064, and EPM7096 devices has two global output enable signals that are driven by two dedicated active-low output enable pins (OE1 and OE2). The I/O control block of MAX 7000E and MAX 7000S devices has six global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.



For more information on using the Jam language, refer to *AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor*.

The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

## Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000S device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

1. *Enter ISP.* The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
2. *Check ID.* Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
3. *Bulk Erase.* Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
4. *Program.* Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
5. *Verify.* Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
6. *Exit ISP.* An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

## Programmable Speed/Power Control

MAX 7000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000 device for either high-speed (i.e., with the Turbo Bit™ option turned on) or low-power (i.e., with the Turbo Bit option turned off) operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder ( $t_{LPA}$ ) for the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ , and  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters.

## Output Configuration

MAX 7000 device outputs can be programmed to meet a variety of system-level requirements.

### MultiVolt I/O Interface

MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with systems that have differing supply voltages. The 5.0-V devices in all packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V VCCINT level, input voltage thresholds are at TTL levels, and are therefore compatible with both 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V supply, the output levels are compatible with 5.0-V systems. When VCCIO is connected to a 3.3-V supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with VCCIO levels lower than 4.75 V incur a nominally greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

### Open-Drain Output Option (MAX 7000S Devices Only)

MAX 7000S devices provide an optional open-drain (functionally equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

Figure 9 shows the timing requirements for the JTAG signals.

**Figure 9. MAX 7000 JTAG Waveforms**




Table 12 shows the JTAG timing parameters and values for MAX 7000S devices.

| <b>Table 12. JTAG Timing Parameters &amp; Values for MAX 7000S Devices</b> |  |            |            |             |
|--|--|------------|------------|-------------|
| <b>Symbol</b>  | <b>Parameter</b>                               | <b>Min</b> | <b>Max</b> | <b>Unit</b> |
| $t_{JCP}$  | TCK clock period                               | 100        |            | ns          |
| $t_{JCH}$  | TCK clock high time                            | 50         |            | ns          |
| $t_{JCL}$  | TCK clock low time                             | 50         |            | ns          |
| $t_{JPSU}$   | JTAG port setup time                           | 20         |            | ns          |
| $t_{JPH}$  | JTAG port hold time                            | 45         |            | ns          |
| $t_{JPCO}$   | JTAG port clock to output                      |            | 25         | ns          |
| $t_{JPZX}$   | JTAG port high impedance to valid output       |            | 25         | ns          |
| $t_{JPXZ}$   | JTAG port valid output to high impedance       |            | 25         | ns          |
| $t_{JSSU}$   | Capture register setup time                    | 20         |            | ns          |
| $t_{JSH}$  | Capture register hold time                     | 45         |            | ns          |
| $t_{JSCO}$   | Update register clock to output                |            | 25         | ns          |
| $t_{JSZX}$   | Update register high impedance to valid output |            | 25         | ns          |
| $t_{JSXZ}$   | Update register valid output to high impedance |            | 25         | ns          |



For more information, see [Application Note 39 \(IEEE 1149.1 \(JTAG\) Boundary-Scan Testing in Altera Devices\)](#).

## Operating Conditions

Tables 13 through 18 provide information about absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V MAX 7000 devices.

**Table 13. MAX 7000 5.0-V Device Absolute Maximum Ratings** *Note (1)*

| Symbol    | Parameter                  | Conditions                         | Min  | Max | Unit |
|-----------|----------------------------|------------------------------------|------|-----|------|
| $V_{CC}$  | Supply voltage             | With respect to ground (2)         | −2.0 | 7.0 | V    |
| $V_I$     | DC input voltage           |                                    | −2.0 | 7.0 | V    |
| $I_{OUT}$ | DC output current, per pin |                                    | −25  | 25  | mA   |
| $T_{STG}$ | Storage temperature        | No bias                            | −65  | 150 | °C   |
| $T_{AMB}$ | Ambient temperature        | Under bias                         | −65  | 135 | °C   |
| $T_J$     | Junction temperature       | Ceramic packages, under bias       |      | 150 | °C   |
|           |                            | PQFP and RQFP packages, under bias |      | 135 | °C   |


**Table 14. MAX 7000 5.0-V Device Recommended Operating Conditions**

| Symbol      | Parameter   | Conditions         | Min            | Max               | Unit |
|-------------|---|--------------------|----------------|-------------------|------|
| $V_{CCINT}$ | Supply voltage for internal logic and input buffers | (3), (4), (5)      | 4.75<br>(4.50) | 5.25<br>(5.50)    | V    |
| $V_{CCIO}$  | Supply voltage for output drivers, 5.0-V operation  | (3), (4)           | 4.75<br>(4.50) | 5.25<br>(5.50)    | V    |
|             | Supply voltage for output drivers, 3.3-V operation  | (3), (4), (6)      | 3.00<br>(3.00) | 3.60<br>(3.60)    | V    |
| $V_{CCISP}$ | Supply voltage during ISP                           | (7)                | 4.75           | 5.25              | V    |
| $V_I$       | Input voltage                                       |                    | −0.5 (8)       | $V_{CCINT} + 0.5$ | V    |
| $V_O$       | Output voltage                                      |                    | 0              | $V_{CCIO}$        | V    |
| $T_A$       | Ambient temperature                                 | For commercial use | 0              | 70                | °C   |
|             |   | For industrial use | −40            | 85                | °C   |
| $T_J$       | Junction temperature                                | For commercial use | 0              | 90                | °C   |
|             |   | For industrial use | −40            | 105               | °C   |
| $t_R$       | Input rise time                                     |                    |                | 40                | ns   |
| $t_F$       | Input fall time                                     |                    |                | 40                | ns   |



**Figure 13. Switching Waveforms**

$t_R$  &  $t_F < 3$  ns.  
Inputs are driven at 3 V  
for a logic high and 0 V  
for a logic low. All timing  
characteristics are  
measured at 1.5 V.



**Table 24. MAX 7000 & MAX 7000E Internal Timing Parameters** *Note (1)*

| Symbol     | Parameter   | Conditions       | Speed Grade      |      |                                   |      | Unit |
|------------|---|------------------|------------------|------|-----------------------------------|------|------|
|            |   |                  | MAX 7000E (-12P) |      | MAX 7000 (-12)<br>MAX 7000E (-12) |      |      |
|            |   |                  | Min              | Max  | Min                               | Max  |      |
| $t_{IN}$   | Input pad and buffer delay  |                  |                  | 1.0  |                                   | 2.0  | ns   |
| $t_{IO}$   | I/O input pad and buffer delay  |                  |                  | 1.0  |                                   | 2.0  | ns   |
| $t_{FIN}$  | Fast input delay  | (2)              |                  | 1.0  |                                   | 1.0  | ns   |
| $t_{SEXP}$ | Shared expander delay   |                  |                  | 7.0  |                                   | 7.0  | ns   |
| $t_{PEXP}$ | Parallel expander delay   |                  |                  | 1.0  |                                   | 1.0  | ns   |
| $t_{LAD}$  | Logic array delay   |                  |                  | 7.0  |                                   | 5.0  | ns   |
| $t_{LAC}$  | Logic control array delay   |                  |                  | 5.0  |                                   | 5.0  | ns   |
| $t_{IOE}$  | Internal output enable delay  | (2)              |                  | 2.0  |                                   | 2.0  | ns   |
| $t_{OD1}$  | Output buffer and pad delay<br>Slow slew rate = off<br>$V_{CCIO} = 5.0$ V         | $C1 = 35$ pF     |                  | 1.0  |                                   | 3.0  | ns   |
| $t_{OD2}$  | Output buffer and pad delay<br>Slow slew rate = off<br>$V_{CCIO} = 3.3$ V         | $C1 = 35$ pF (7) |                  | 2.0  |                                   | 4.0  | ns   |
| $t_{OD3}$  | Output buffer and pad delay<br>Slow slew rate = on<br>$V_{CCIO} = 5.0$ V or 3.3 V | $C1 = 35$ pF (2) |                  | 5.0  |                                   | 7.0  | ns   |
| $t_{ZX1}$  | Output buffer enable delay<br>Slow slew rate = off<br>$V_{CCIO} = 5.0$ V          | $C1 = 35$ pF     |                  | 6.0  |                                   | 6.0  | ns   |
| $t_{ZX2}$  | Output buffer enable delay<br>Slow slew rate = off<br>$V_{CCIO} = 3.3$ V          | $C1 = 35$ pF (7) |                  | 7.0  |                                   | 7.0  | ns   |
| $t_{ZX3}$  | Output buffer enable delay<br>Slow slew rate = on<br>$V_{CCIO} = 5.0$ V or 3.3 V  | $C1 = 35$ pF (2) |                  | 10.0 |                                   | 10.0 | ns   |
| $t_{XZ}$   | Output buffer disable delay   | $C1 = 5$ pF      |                  | 6.0  |                                   | 6.0  | ns   |
| $t_{SU}$   | Register setup time   |                  | 1.0              |      | 4.0                               |      | ns   |
| $t_H$      | Register hold time  |                  | 6.0              |      | 4.0                               |      | ns   |
| $t_{FSU}$  | Register setup time of fast input   | (2)              | 4.0              |      | 2.0                               |      | ns   |
| $t_{FH}$   | Register hold time of fast input  | (2)              | 0.0              |      | 2.0                               |      | ns   |
| $t_{RD}$   | Register delay  |                  |                  | 2.0  |                                   | 1.0  | ns   |
| $t_{COMB}$ | Combinatorial delay   |                  |                  | 2.0  |                                   | 1.0  | ns   |
| $t_{IC}$   | Array clock delay   |                  |                  | 5.0  |                                   | 5.0  | ns   |
| $t_{EN}$   | Register enable time  |                  |                  | 7.0  |                                   | 5.0  | ns   |
| $t_{GLOB}$ | Global control delay  |                  |                  | 2.0  |                                   | 0.0  | ns   |
| $t_{PRE}$  | Register preset time  |                  |                  | 4.0  |                                   | 3.0  | ns   |
| $t_{CLR}$  | Register clear time   |                  |                  | 4.0  |                                   | 3.0  | ns   |
| $t_{PIA}$  | PIA delay   |                  |                  | 1.0  |                                   | 1.0  | ns   |
| $t_{LPA}$  | Low-power adder   | (8)              |                  | 12.0 |                                   | 12.0 | ns   |

**Table 28. EPM7032S Internal Timing Parameters** *Note (1)*

| Symbol    | Parameter       | Conditions | Speed Grade |      |     |      |     |      |     |      | Unit |
|-----------|-----------------|------------|-------------|------|-----|------|-----|------|-----|------|------|
|           |                 |            | -5          |      | -6  |      | -7  |      | -10 |      |      |
|           |                 |            | Min         | Max  | Min | Max  | Min | Max  | Min | Max  |      |
| $t_{PIA}$ | PIA delay       | (7)        |             | 1.1  |     | 1.1  |     | 1.4  |     | 1.0  | ns   |
| $t_{LPA}$ | Low-power adder | (8)        |             | 12.0 |     | 10.0 |     | 10.0 |     | 11.0 | ns   |

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3\text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

Tables 29 and 30 show the EPM7064S AC operating conditions.

**Table 29. EPM7064S External Timing Parameters (Part 1 of 2)** *Note (1)*

| Symbol           | Parameter                             | Conditions | Speed Grade |     |     |     |     |     |     |      | Unit |
|------------------|---------------------------------------|------------|-------------|-----|-----|-----|-----|-----|-----|------|------|
|                  |                                       |            | -5          |     | -6  |     | -7  |     | -10 |      |      |
|                  |                                       |            | Min         | Max | Min | Max | Min | Max | Min | Max  |      |
| t <sub>PD1</sub> | Input to non-registered output        | C1 = 35 pF |             | 5.0 |     | 6.0 |     | 7.5 |     | 10.0 | ns   |
| t <sub>PD2</sub> | I/O input to non-registered output    | C1 = 35 pF |             | 5.0 |     | 6.0 |     | 7.5 |     | 10.0 | ns   |
| t <sub>SU</sub>  | Global clock setup time               |            | 2.9         |     | 3.6 |     | 6.0 |     | 7.0 |      | ns   |
| t <sub>H</sub>   | Global clock hold time                |            | 0.0         |     | 0.0 |     | 0.0 |     | 0.0 |      | ns   |
| t <sub>FSU</sub> | Global clock setup time of fast input |            | 2.5         |     | 2.5 |     | 3.0 |     | 3.0 |      | ns   |
| t <sub>FH</sub>  | Global clock hold time of fast input  |            | 0.0         |     | 0.0 |     | 0.5 |     | 0.5 |      | ns   |
| t <sub>CO1</sub> | Global clock to output delay          | C1 = 35 pF |             | 3.2 |     | 4.0 |     | 4.5 |     | 5.0  | ns   |
| t <sub>CH</sub>  | Global clock high time                |            | 2.0         |     | 2.5 |     | 3.0 |     | 4.0 |      | ns   |
| t <sub>CL</sub>  | Global clock low time                 |            | 2.0         |     | 2.5 |     | 3.0 |     | 4.0 |      | ns   |
| t <sub>ASU</sub> | Array clock setup time                |            | 0.7         |     | 0.9 |     | 3.0 |     | 2.0 |      | ns   |
| t <sub>AH</sub>  | Array clock hold time                 |            | 1.8         |     | 2.1 |     | 2.0 |     | 3.0 |      | ns   |

**Table 29. EPM7064S External Timing Parameters (Part 2 of 2)** *Note (1)*

| Symbol            | Parameter                                | Conditions     | Speed Grade |     |       |     |       |     |       |      | Unit |
|-------------------|--|----------------|-------------|-----|-------|-----|-------|-----|-------|------|------|
|                   |  |                | -5          |     | -6    |     | -7    |     | -10   |      |      |
|                   |  |                | Min         | Max | Min   | Max | Min   | Max | Min   | Max  |      |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF     |             | 5.4 |       | 6.7 |       | 7.5 |       | 10.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                | 2.5         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                | 2.5         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (2)            | 2.5         |     | 2.5   |     | 3.0   |     | 4.0   |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (3) | 1.0         |     | 1.0   |     | 1.0   |     | 1.0   |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period              |                |             | 5.7 |       | 7.1 |       | 8.0 |       | 10.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (4)            | 175.4       |     | 140.8 |     | 125.0 |     | 100.0 |      | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period               |                |             | 5.7 |       | 7.1 |       | 8.0 |       | 10.0 | ns   |
| f <sub>ACNT</sub> | Maximum internal array clock frequency   | (4)            | 175.4       |     | 140.8 |     | 125.0 |     | 100.0 |      | MHz  |
| f <sub>MAX</sub>  | Maximum clock frequency                  | (5)            | 250.0       |     | 200.0 |     | 166.7 |     | 125.0 |      | MHz  |

**Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2)** *Note (1)*

| Symbol     | Parameter                      | Conditions     | Speed Grade |     |     |     |     |     |     |     | Unit |
|------------|--------------------------------|----------------|-------------|-----|-----|-----|-----|-----|-----|-----|------|
|            |                                |                | -5          |     | -6  |     | -7  |     | -10 |     |      |
|            |                                |                | Min         | Max | Min | Max | Min | Max | Min | Max |      |
| $t_{IN}$   | Input pad and buffer delay     |                |             | 0.2 |     | 0.2 |     | 0.5 |     | 0.5 | ns   |
| $t_{IO}$   | I/O input pad and buffer delay |                |             | 0.2 |     | 0.2 |     | 0.5 |     | 0.5 | ns   |
| $t_{FIN}$  | Fast input delay               |                |             | 2.2 |     | 2.6 |     | 1.0 |     | 1.0 | ns   |
| $t_{SEXP}$ | Shared expander delay          |                |             | 3.1 |     | 3.8 |     | 4.0 |     | 5.0 | ns   |
| $t_{PEXP}$ | Parallel expander delay        |                |             | 0.9 |     | 1.1 |     | 0.8 |     | 0.8 | ns   |
| $t_{LAD}$  | Logic array delay              |                |             | 2.6 |     | 3.2 |     | 3.0 |     | 5.0 | ns   |
| $t_{LAC}$  | Logic control array delay      |                |             | 2.5 |     | 3.2 |     | 3.0 |     | 5.0 | ns   |
| $t_{IOE}$  | Internal output enable delay   |                |             | 0.7 |     | 0.8 |     | 2.0 |     | 2.0 | ns   |
| $t_{OD1}$  | Output buffer and pad delay    | C1 = 35 pF     |             | 0.2 |     | 0.3 |     | 2.0 |     | 1.5 | ns   |
| $t_{OD2}$  | Output buffer and pad delay    | C1 = 35 pF (6) |             | 0.7 |     | 0.8 |     | 2.5 |     | 2.0 | ns   |
| $t_{OD3}$  | Output buffer and pad delay    | C1 = 35 pF     |             | 5.2 |     | 5.3 |     | 7.0 |     | 5.5 | ns   |
| $t_{ZX1}$  | Output buffer enable delay     | C1 = 35 pF     |             | 4.0 |     | 4.0 |     | 4.0 |     | 5.0 | ns   |
| $t_{ZX2}$  | Output buffer enable delay     | C1 = 35 pF (6) |             | 4.5 |     | 4.5 |     | 4.5 |     | 5.5 | ns   |
| $t_{ZX3}$  | Output buffer enable delay     | C1 = 35 pF     |             | 9.0 |     | 9.0 |     | 9.0 |     | 9.0 | ns   |
| $t_{XZ}$   | Output buffer disable delay    | C1 = 5 pF      |             | 4.0 |     | 4.0 |     | 4.0 |     | 5.0 | ns   |
| $t_{SU}$   | Register setup time            |                | 0.8         |     | 1.0 |     | 3.0 |     | 2.0 |     | ns   |
| $t_H$      | Register hold time             |                | 1.7         |     | 2.0 |     | 2.0 |     | 3.0 |     | ns   |

Tables 31 and 32 show the EPM7128S AC operating conditions.

| Table 31. EPM7128S External Timing Parameters      Note (1) |  |                |             |     |       |     |       |      |       |      |      |
|---|--|----------------|-------------|-----|-------|-----|-------|------|-------|------|------|
| Symbol  | Parameter                                | Conditions     | Speed Grade |     |       |     |       |      |       |      | Unit |
|   |  |                | -6          |     | -7    |     | -10   |      | -15   |      |      |
|   |  |                | Min         | Max | Min   | Max | Min   | Max  | Min   | Max  |      |
| tPD1  | Input to non-registered output           | C1 = 35 pF     |             | 6.0 |       | 7.5 |       | 10.0 |       | 15.0 | ns   |
| tPD2  | I/O input to non-registered output       | C1 = 35 pF     |             | 6.0 |       | 7.5 |       | 10.0 |       | 15.0 | ns   |
| tSU   | Global clock setup time                  |                | 3.4         |     | 6.0   |     | 7.0   |      | 11.0  |      | ns   |
| tH  | Global clock hold time                   |                | 0.0         |     | 0.0   |     | 0.0   |      | 0.0   |      | ns   |
| tFSU  | Global clock setup time of fast input    |                | 2.5         |     | 3.0   |     | 3.0   |      | 3.0   |      | ns   |
| tFH   | Global clock hold time of fast input     |                | 0.0         |     | 0.5   |     | 0.5   |      | 0.0   |      | ns   |
| tCO1  | Global clock to output delay             | C1 = 35 pF     |             | 4.0 |       | 4.5 |       | 5.0  |       | 8.0  | ns   |
| tCH   | Global clock high time                   |                | 3.0         |     | 3.0   |     | 4.0   |      | 5.0   |      | ns   |
| tCL   | Global clock low time                    |                | 3.0         |     | 3.0   |     | 4.0   |      | 5.0   |      | ns   |
| tASU  | Array clock setup time                   |                | 0.9         |     | 3.0   |     | 2.0   |      | 4.0   |      | ns   |
| tAH   | Array clock hold time                    |                | 1.8         |     | 2.0   |     | 5.0   |      | 4.0   |      | ns   |
| tACO1   | Array clock to output delay              | C1 = 35 pF     |             | 6.5 |       | 7.5 |       | 10.0 |       | 15.0 | ns   |
| tACH  | Array clock high time                    |                | 3.0         |     | 3.0   |     | 4.0   |      | 6.0   |      | ns   |
| tACL  | Array clock low time                     |                | 3.0         |     | 3.0   |     | 4.0   |      | 6.0   |      | ns   |
| tCPPW   | Minimum pulse width for clear and preset | (2)            | 3.0         |     | 3.0   |     | 4.0   |      | 6.0   |      | ns   |
| tODH  | Output data hold time after clock        | C1 = 35 pF (3) | 1.0         |     | 1.0   |     | 1.0   |      | 1.0   |      | ns   |
| tCNT  | Minimum global clock period              |                |             | 6.8 |       | 8.0 |       | 10.0 |       | 13.0 | ns   |
| fCNT  | Maximum internal global clock frequency  | (4)            | 147.1       |     | 125.0 |     | 100.0 |      | 76.9  |      | MHz  |
| tACNT   | Minimum array clock period               |                |             | 6.8 |       | 8.0 |       | 10.0 |       | 13.0 | ns   |
| fACNT   | Maximum internal array clock frequency   | (4)            | 147.1       |     | 125.0 |     | 100.0 |      | 76.9  |      | MHz  |
| fMAX  | Maximum clock frequency                  | (5)            | 166.7       |     | 166.7 |     | 125.0 |      | 100.0 |      | MHz  |

**Table 33. EPM7160S External Timing Parameters (Part 2 of 2)** *Note (1)*

| Symbol            | Parameter                              | Conditions | Speed Grade |     |       |     |       |      |       |      | Unit |
|-------------------|--|------------|-------------|-----|-------|-----|-------|------|-------|------|------|
|                   |  |            | -6          |     | -7    |     | -10   |      | -15   |      |      |
|                   |  |            | Min         | Max | Min   | Max | Min   | Max  | Min   | Max  |      |
| t <sub>ACNT</sub> | Minimum array clock period             |            |             | 6.7 |       | 8.2 |       | 10.0 |       | 13.0 | ns   |
| f <sub>ACNT</sub> | Maximum internal array clock frequency | (4)        | 149.3       |     | 122.0 |     | 100.0 |      | 76.9  |      | MHz  |
| f <sub>MAX</sub>  | Maximum clock frequency                | (5)        | 166.7       |     | 166.7 |     | 125.0 |      | 100.0 |      | MHz  |

**Table 34. EPM7160S Internal Timing Parameters (Part 1 of 2)** *Note (1)*

| Symbol     | Parameter                         | Conditions     | Speed Grade |     |     |     |     |     |     |      | Unit |
|------------|-----------------------------------|----------------|-------------|-----|-----|-----|-----|-----|-----|------|------|
|            |                                   |                | -6          |     | -7  |     | -10 |     | -15 |      |      |
|            |                                   |                | Min         | Max | Min | Max | Min | Max | Min | Max  |      |
| $t_{IN}$   | Input pad and buffer delay        |                |             | 0.2 |     | 0.3 |     | 0.5 |     | 2.0  | ns   |
| $t_{IO}$   | I/O input pad and buffer delay    |                |             | 0.2 |     | 0.3 |     | 0.5 |     | 2.0  | ns   |
| $t_{FIN}$  | Fast input delay                  |                |             | 2.6 |     | 3.2 |     | 1.0 |     | 2.0  | ns   |
| $t_{SEXP}$ | Shared expander delay             |                |             | 3.6 |     | 4.3 |     | 5.0 |     | 8.0  | ns   |
| $t_{PEXP}$ | Parallel expander delay           |                |             | 1.0 |     | 1.3 |     | 0.8 |     | 1.0  | ns   |
| $t_{LAD}$  | Logic array delay                 |                |             | 2.8 |     | 3.4 |     | 5.0 |     | 6.0  | ns   |
| $t_{LAC}$  | Logic control array delay         |                |             | 2.8 |     | 3.4 |     | 5.0 |     | 6.0  | ns   |
| $t_{IOE}$  | Internal output enable delay      |                |             | 0.7 |     | 0.9 |     | 2.0 |     | 3.0  | ns   |
| $t_{OD1}$  | Output buffer and pad delay       | C1 = 35 pF     |             | 0.4 |     | 0.5 |     | 1.5 |     | 4.0  | ns   |
| $t_{OD2}$  | Output buffer and pad delay       | C1 = 35 pF (6) |             | 0.9 |     | 1.0 |     | 2.0 |     | 5.0  | ns   |
| $t_{OD3}$  | Output buffer and pad delay       | C1 = 35 pF     |             | 5.4 |     | 5.5 |     | 5.5 |     | 8.0  | ns   |
| $t_{ZX1}$  | Output buffer enable delay        | C1 = 35 pF     |             | 4.0 |     | 4.0 |     | 5.0 |     | 6.0  | ns   |
| $t_{ZX2}$  | Output buffer enable delay        | C1 = 35 pF (6) |             | 4.5 |     | 4.5 |     | 5.5 |     | 7.0  | ns   |
| $t_{ZX3}$  | Output buffer enable delay        | C1 = 35 pF     |             | 9.0 |     | 9.0 |     | 9.0 |     | 10.0 | ns   |
| $t_{XZ}$   | Output buffer disable delay       | C1 = 5 pF      |             | 4.0 |     | 4.0 |     | 5.0 |     | 6.0  | ns   |
| $t_{SU}$   | Register setup time               |                | 1.0         |     | 1.2 |     | 2.0 |     | 4.0 |      | ns   |
| $t_H$      | Register hold time                |                | 1.6         |     | 2.0 |     | 3.0 |     | 4.0 |      | ns   |
| $t_{FSU}$  | Register setup time of fast input |                | 1.9         |     | 2.2 |     | 3.0 |     | 2.0 |      | ns   |
| $t_{FH}$   | Register hold time of fast input  |                | 0.6         |     | 0.8 |     | 0.5 |     | 1.0 |      | ns   |
| $t_{RD}$   | Register delay                    |                |             | 1.3 |     | 1.6 |     | 2.0 |     | 1.0  | ns   |
| $t_{COMB}$ | Combinatorial delay               |                |             | 1.0 |     | 1.3 |     | 2.0 |     | 1.0  | ns   |
| $t_{IC}$   | Array clock delay                 |                |             | 2.9 |     | 3.5 |     | 5.0 |     | 6.0  | ns   |
| $t_{EN}$   | Register enable time              |                |             | 2.8 |     | 3.4 |     | 5.0 |     | 6.0  | ns   |
| $t_{GLOB}$ | Global control delay              |                |             | 2.0 |     | 2.4 |     | 1.0 |     | 1.0  | ns   |
| $t_{PRE}$  | Register preset time              |                |             | 2.4 |     | 3.0 |     | 3.0 |     | 4.0  | ns   |

**Table 34. EPM7160S Internal Timing Parameters (Part 2 of 2)** *Note (1)*

| Symbol    | Parameter           | Conditions | Speed Grade |      |     |      |     |      |     |      | Unit |
|-----------|---------------------|------------|-------------|------|-----|------|-----|------|-----|------|------|
|           |                     |            | -6          |      | -7  |      | -10 |      | -15 |      |      |
|           |                     |            | Min         | Max  | Min | Max  | Min | Max  | Min | Max  |      |
| $t_{CLR}$ | Register clear time |            |             | 2.4  |     | 3.0  |     | 3.0  |     | 4.0  | ns   |
| $t_{PIA}$ | PIA delay           | (7)        |             | 1.6  |     | 2.0  |     | 1.0  |     | 2.0  | ns   |
| $t_{LPA}$ | Low-power adder     | (8)        |             | 11.0 |     | 10.0 |     | 11.0 |     | 13.0 | ns   |

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3\text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

Tables 35 and 36 show the EPM7192S AC operating conditions.

**Table 35. EPM7192S External Timing Parameters (Part 1 of 2)** *Note (1)*

| Symbol           | Parameter                             | Conditions | Speed Grade |     |     |      |      |      | Unit |
|------------------|---------------------------------------|------------|-------------|-----|-----|------|------|------|------|
|                  |                                       |            | -7          |     | -10 |      | -15  |      |      |
|                  |                                       |            | Min         | Max | Min | Max  | Min  | Max  |      |
| t <sub>PD1</sub> | Input to non-registered output        | C1 = 35 pF |             | 7.5 |     | 10.0 |      | 15.0 | ns   |
| t <sub>PD2</sub> | I/O input to non-registered output    | C1 = 35 pF |             | 7.5 |     | 10.0 |      | 15.0 | ns   |
| t <sub>SU</sub>  | Global clock setup time               |            | 4.1         |     | 7.0 |      | 11.0 |      | ns   |
| t <sub>H</sub>   | Global clock hold time                |            | 0.0         |     | 0.0 |      | 0.0  |      | ns   |
| t <sub>FSU</sub> | Global clock setup time of fast input |            | 3.0         |     | 3.0 |      | 3.0  |      | ns   |
| t <sub>FH</sub>  | Global clock hold time of fast input  |            | 0.0         |     | 0.5 |      | 0.0  |      | ns   |
| t <sub>CO1</sub> | Global clock to output delay          | C1 = 35 pF |             | 4.7 |     | 5.0  |      | 8.0  | ns   |
| t <sub>CH</sub>  | Global clock high time                |            | 3.0         |     | 4.0 |      | 5.0  |      | ns   |
| t <sub>CL</sub>  | Global clock low time                 |            | 3.0         |     | 4.0 |      | 5.0  |      | ns   |
| t <sub>ASU</sub> | Array clock setup time                |            | 1.0         |     | 2.0 |      | 4.0  |      | ns   |

**Table 38. EPM7256S Internal Timing Parameters** *Note (1)*

| Symbol     | Parameter                         | Conditions     | Speed Grade |      |     |      |     |      | Unit |
|------------|-----------------------------------|----------------|-------------|------|-----|------|-----|------|------|
|            |                                   |                | -7          |      | -10 |      | -15 |      |      |
|            |                                   |                | Min         | Max  | Min | Max  | Min | Max  |      |
| $t_{IN}$   | Input pad and buffer delay        |                |             | 0.3  |     | 0.5  |     | 2.0  | ns   |
| $t_{IO}$   | I/O input pad and buffer delay    |                |             | 0.3  |     | 0.5  |     | 2.0  | ns   |
| $t_{FIN}$  | Fast input delay                  |                |             | 3.4  |     | 1.0  |     | 2.0  | ns   |
| $t_{SEXP}$ | Shared expander delay             |                |             | 3.9  |     | 5.0  |     | 8.0  | ns   |
| $t_{PEXP}$ | Parallel expander delay           |                |             | 1.1  |     | 0.8  |     | 1.0  | ns   |
| $t_{LAD}$  | Logic array delay                 |                |             | 2.6  |     | 5.0  |     | 6.0  | ns   |
| $t_{LAC}$  | Logic control array delay         |                |             | 2.6  |     | 5.0  |     | 6.0  | ns   |
| $t_{IOE}$  | Internal output enable delay      |                |             | 0.8  |     | 2.0  |     | 3.0  | ns   |
| $t_{OD1}$  | Output buffer and pad delay       | C1 = 35 pF     |             | 0.5  |     | 1.5  |     | 4.0  | ns   |
| $t_{OD2}$  | Output buffer and pad delay       | C1 = 35 pF (6) |             | 1.0  |     | 2.0  |     | 5.0  | ns   |
| $t_{OD3}$  | Output buffer and pad delay       | C1 = 35 pF     |             | 5.5  |     | 5.5  |     | 8.0  | ns   |
| $t_{ZX1}$  | Output buffer enable delay        | C1 = 35 pF     |             | 4.0  |     | 5.0  |     | 6.0  | ns   |
| $t_{ZX2}$  | Output buffer enable delay        | C1 = 35 pF (6) |             | 4.5  |     | 5.5  |     | 7.0  | ns   |
| $t_{ZX3}$  | Output buffer enable delay        | C1 = 35 pF     |             | 9.0  |     | 9.0  |     | 10.0 | ns   |
| $t_{XZ}$   | Output buffer disable delay       | C1 = 5 pF      |             | 4.0  |     | 5.0  |     | 6.0  | ns   |
| $t_{SU}$   | Register setup time               |                | 1.1         |      | 2.0 |      | 4.0 |      | ns   |
| $t_H$      | Register hold time                |                | 1.6         |      | 3.0 |      | 4.0 |      | ns   |
| $t_{FSU}$  | Register setup time of fast input |                | 2.4         |      | 3.0 |      | 2.0 |      | ns   |
| $t_{FH}$   | Register hold time of fast input  |                | 0.6         |      | 0.5 |      | 1.0 |      | ns   |
| $t_{RD}$   | Register delay                    |                |             | 1.1  |     | 2.0  |     | 1.0  | ns   |
| $t_{COMB}$ | Combinatorial delay               |                |             | 1.1  |     | 2.0  |     | 1.0  | ns   |
| $t_{IC}$   | Array clock delay                 |                |             | 2.9  |     | 5.0  |     | 6.0  | ns   |
| $t_{EN}$   | Register enable time              |                |             | 2.6  |     | 5.0  |     | 6.0  | ns   |
| $t_{GLOB}$ | Global control delay              |                |             | 2.8  |     | 1.0  |     | 1.0  | ns   |
| $t_{PRE}$  | Register preset time              |                |             | 2.7  |     | 3.0  |     | 4.0  | ns   |
| $t_{CLR}$  | Register clear time               |                |             | 2.7  |     | 3.0  |     | 4.0  | ns   |
| $t_{PIA}$  | PIA delay                         | (7)            |             | 3.0  |     | 1.0  |     | 2.0  | ns   |
| $t_{LPA}$  | Low-power adder                   | (8)            |             | 10.0 |     | 11.0 |     | 13.0 | ns   |



**Figure 14.  $I_{CC}$  vs. Frequency for MAX 7000 Devices (Part 2 of 2)**

**EPM7128E**



**EPM7160E**



**EPM7192E**




**EPM7256E**




Figure 15 shows typical supply current versus frequency for MAX 7000S devices.

**Figure 15.  $I_{CC}$  vs. Frequency for MAX 7000S Devices (Part 1 of 2)**


**EPM7032S**




**EPM7064S**



**EPM7128S**




**EPM7160S**



Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

**Figure 16. 44-Pin Package Pin-Out Diagram**

Package outlines not drawn to scale.



**Notes:**

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

## Revision History

The information contained in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7 supersedes information published in previous versions. The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7:

### Version 6.7

The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.7:

- Reference to *AN 88: Using the Jam Language for ISP & ICR via an Embedded Processor* has been replaced by *AN 122: Using Jam STAPL for ISP & ICR via an Embedded Processor*.

### Version 6.6

The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.6:

- Added [Tables 6](#) through [8](#).
- Added “[Programming Sequence](#)” section on [page 17](#) and “[Programming Times](#)” section on [page 18](#).

### Version 6.5

The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.5:

- Updated text on [page 16](#).

### Version 6.4

The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.4:

- Added [Note \(5\)](#) on [page 28](#).

### Version 6.3

The following changes were made in the *MAX 7000 Programmable Logic Device Family Data Sheet* version 6.3:

- Updated the “[Open-Drain Output Option \(MAX 7000S Devices Only\)](#)” section on [page 20](#).



*Notes:*