



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	12
Number of Macrocells	192
Number of Gates	3750
Number of I/O	124
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	160-BPGA
Supplier Device Package	160-PGA (39.62x39.62)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7192egc160-15

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. MAX	Table 2. MAX 7000S Device Features										
Feature	EPM7032S	EPM7064S	EPM7128S	EPM7160S	EPM7192S	EPM7256S					
Usable gates	600	1,250	2,500	3,200	3,750	5,000					
Macrocells	32	64	128	160	192	256					
Logic array blocks	2	4	8	10	12	16					
Maximum user I/O pins	36	68	100	104	124	164					
t _{PD} (ns)	5	5	6	6	7.5	7.5					
t _{SU} (ns)	2.9	2.9	3.4	3.4	4.1	3.9					
t _{FSU} (ns)	2.5	2.5	2.5	2.5	3	3					
t _{CO1} (ns)	3.2	3.2	4	3.9	4.7	4.7					
f _{CNT} (MHz)	175.4	175.4	147.1	149.3	125.0	128.2					

...and More Features

- Open-drain output option in MAX 7000S devices
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
- Programmable security bit for protection of proprietary designs
- 3.3-V or 5.0-V operation
 - MultiVoltTM I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages)
 - Pin compatible with low-voltage MAX 7000A and MAX 7000B devices
- Enhanced features available in MAX 7000E and MAX 7000S devices
 - Six pin- or logic-driven output enable signals
 - Two global clock signals with optional inversion
 - Enhanced interconnect resources for improved routability
 - Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
 - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest
- Programming support
 - Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices
 - The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices

General Description

The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2.* See Table 3 for available speed grades.

Device	Speed Grade									
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20
EPM7032		✓	✓		✓		✓	✓	✓	
EPM7032S	✓	✓	✓		✓					
EPM7064		✓	✓		~		✓	✓		
EPM7064S	✓	✓	✓		~					
EPM7096			✓		~		✓	✓		
EPM7128E			✓	✓	~		✓	✓		✓
EPM7128S		✓	✓		~			✓		
EPM7160E				✓	✓		✓	✓		✓
EPM7160S		✓	✓		~			✓		
EPM7192E						✓	✓	✓		✓
EPM7192S			✓		✓			✓		
EPM7256E						✓	✓	✓		✓
EPM7256S			✓		✓			✓		

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4.

Table 4. MAX 7000 Device Features									
Feature	EPM7032 EPM7064 EPM7096	All MAX 7000E Devices	All MAX 7000S Devices						
ISP via JTAG interface			✓						
JTAG BST circuitry			√ (1)						
Open-drain output option			✓						
Fast input registers		✓	✓						
Six global output enables		✓	✓						
Two global clocks		✓	✓						
Slew-rate control		✓	✓						
MultiVolt interface (2)	✓	✓	✓						
Programmable register	✓	✓	✓						
Parallel expanders	✓	✓	✓						
Shared expanders	✓	✓	✓						
Power-saving mode	✓	✓	✓						
Security bit	✓	✓	✓						
PCI-compliant devices available	✓	✓	✓						

Notes:

- (1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.
- (2) The MultiVolt I/O interface is not available in 44-pin packages.

MAX 7000 devices contain from 32 to 256 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms to provide up to 32 product terms per macrocell.

The MAX 7000 family provides programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000E and MAX 7000S devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000 devices (except 44-pin devices) can be set for either 3.3-V or 5.0-V operation, allowing MAX 7000 devices to be used in mixed-voltage systems.

The MAX 7000 family is supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

Functional Description

The MAX 7000 architecture includes the following elements:

- Logic array blocks
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array
- I/O control blocks

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices.




Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram

Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.


All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

Expander Product Terms


Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Figure 8. I/O Control Block of MAX 7000 Devices

EPM7032, EPM7064 & EPM7096 Devices



MAX 7000E & MAX 7000S Devices



Note:

(1) The open-drain output option is available only in MAX 7000S devices.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k%.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The JamTM Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000S Device

The time required to program a single MAX 7000S device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where: t_{PROG} = Programming time t_{PPULSE} = Sum of the fixed times to erase, program, and

verify the EEPROM cells

 $Cycle_{PTCK}$ = Number of TCK cycles to program a device

= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000S device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where: t_{VER} = Verify time

 t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells

 $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000\$ Boundary-Scan Register Length							
Device	Boundary-Scan Register Length						
EPM7032S	1 (1)						
EPM7064S	1 (1)						
EPM7128S	288						
EPM7160S	312						
EPM7192S	360						
EPM7256S	480						

Note:

(1) This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)									
Device		IDCODE (32 B	Bits)						
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)					
EPM7032S	0000	0111 0000 0011 0010	00001101110	1					
EPM7064S	0000	0111 0000 0110 0100	00001101110	1					
EPM7128S	0000	0111 0001 0010 1000	00001101110	1					
EPM7160S	0000	0111 0001 0110 0000	00001101110	1					
EPM7192S	0000	0111 0001 1001 0010	00001101110	1					
EPM7256S	0000	0111 0010 0101 0110	00001101110	1					

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Operating Conditions

Tables 13 through 18 provide information about absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V MAX 7000 devices.

Table 1	Table 13. MAX 7000 5.0-V Device Absolute Maximum Ratings Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V						
VI	DC input voltage		-2.0	7.0	V						
I _{OUT}	DC output current, per pin		-25	25	mA						
T _{STG}	Storage temperature	No bias	-65	150	° C						
T _{AMB}	Ambient temperature	Under bias	-65	135	° C						
TJ	Junction temperature	Ceramic packages, under bias		150	°C						
		PQFP and RQFP packages, under bias		135	°C						

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4), (5)	4.75 (4.50)	5.25 (5.50)	V
V _{CCIO}	Supply voltage for output drivers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output drivers, 3.3-V operation	(3), (4), (6)	3.00 (3.00)	3.60 (3.60)	V
V _{CCISP}	Supply voltage during ISP	(7)	4.75	5.25	V
V _I	Input voltage		-0.5 (8)	V _{CCINT} + 0.5	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
TJ	Junction temperature	For commercial use	0	90	°C
		For industrial use	-40	105	° C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 2	23. MAX 7000 & MAX 7000E Ext	ernal Timing Param	eters Note	e (1)					
Symbol	Parameter	Conditions		Speed Grade					
			MAX 700	0E (-12P)	MAX 7000 (-12) MAX 7000E (-12)				
			Min	Max	Min	Max			
t _{PD1}	Input to non-registered output	C1 = 35 pF		12.0		12.0	ns		
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		12.0		12.0	ns		
t _{SU}	Global clock setup time		7.0		10.0		ns		
t _H	Global clock hold time		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input	(2)	0.0		0.0		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF		6.0		6.0	ns		
t _{CH}	Global clock high time		4.0		4.0		ns		
t _{CL}	Global clock low time		4.0		4.0		ns		
t _{ASU}	Array clock setup time		3.0		4.0		ns		
t _{AH}	Array clock hold time		4.0		4.0		ns		
t _{ACO1}	Array clock to output delay	C1 = 35 pF		12.0		12.0	ns		
t _{ACH}	Array clock high time		5.0		5.0		ns		
t _{ACL}	Array clock low time		5.0		5.0		ns		
t _{CPPW}	Minimum pulse width for clear and preset	(3)	5.0		5.0		ns		
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns		
t _{CNT}	Minimum global clock period			11.0		11.0	ns		
f _{CNT}	Maximum internal global clock frequency	(5)	90.9		90.9		MHz		
t _{ACNT}	Minimum array clock period			11.0		11.0	ns		
f _{ACNT}	Maximum internal array clock frequency	(5)	90.9		90.9		MHz		
f _{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz		

Table 24	4. MAX 7000 & MAX 7000E Int	ernal Timing Parame	eters Note	e (1)				
Symbol	Parameter	Conditions	Speed Grade					
			MAX 700	OE (-12P)	MAX 70	-		
			Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			1.0		2.0	ns	
t _{IO}	I/O input pad and buffer delay			1.0		2.0	ns	
t _{FIN}	Fast input delay	(2)		1.0		1.0	ns	
t _{SEXP}	Shared expander delay			7.0		7.0	ns	
t _{PEXP}	Parallel expander delay			1.0		1.0	ns	
t _{LAD}	Logic array delay			7.0		5.0	ns	
t _{LAC}	Logic control array delay			5.0		5.0	ns	
t _{IOE}	Internal output enable delay	(2)		2.0		2.0	ns	
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		1.0		3.0	ns	
t _{OD2}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		2.0		4.0	ns	
t _{OD3}	Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		5.0		7.0	ns	
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		6.0		6.0	ns	
t _{ZX2}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		7.0		7.0	ns	
t _{ZX3}	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		10.0		10.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		6.0		6.0	ns	
t _{SU}	Register setup time		1.0		4.0		ns	
t _H	Register hold time		6.0		4.0		ns	
t _{FSU}	Register setup time of fast input	(2)	4.0		2.0		ns	
t _{FH}	Register hold time of fast input	(2)	0.0		2.0		ns	
t _{RD}	Register delay			2.0		1.0	ns	
t _{COMB}	Combinatorial delay			2.0		1.0	ns	
t _{IC}	Array clock delay			5.0		5.0	ns	
t _{EN}	Register enable time			7.0		5.0	ns	
t _{GLOB}	Global control delay			2.0		0.0	ns	
t _{PRE}	Register preset time			4.0		3.0	ns	
t _{CLR}	Register clear time			4.0		3.0	ns	
t _{PIA}	PIA delay			1.0		1.0	ns	
t _{LPA}	Low-power adder	(8)		12.0		12.0	ns	

Table 2	5. MAX 7000 & MAX 7000E	External Timing I	Paramete	ers /	lote (1)				
Symbol	Parameter	Conditions		Speed Grade					
			-	15	-1	5T	-2	20	
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns
t _{SU}	Global clock setup time		11.0		11.0		12.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	3.0		-		5.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.0		-		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		8.0		8.0		12.0	ns
t _{CH}	Global clock high time		5.0		6.0		6.0		ns
t _{CL}	Global clock low time		5.0		6.0		6.0		ns
t _{ASU}	Array clock setup time		4.0		4.0		5.0		ns
t _{AH}	Array clock hold time		4.0		4.0		5.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		15.0		15.0		20.0	ns
t _{ACH}	Array clock high time		6.0		6.5		8.0		ns
t _{ACL}	Array clock low time		6.0		6.5		8.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	6.0		6.5		8.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			13.0		13.0		16.0	ns
f _{CNT}	Maximum internal global clock frequency	(5)	76.9		76.9		62.5		MHz
t _{ACNT}	Minimum array clock period			13.0		13.0		16.0	ns
f _{ACNT}	Maximum internal array clock frequency	(5)	76.9		76.9		62.5		MHz
f _{MAX}	Maximum clock frequency	(6)	100		83.3	_	83.3	_	MHz

Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions				Speed	Grade	!			Unit
			-	-5 -6			-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
f _{ACNT}	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Table 28. EPM7032S Internal Timing Parameters Note (1)											
Symbol	Parameter	Conditions	Speed Grade								
			-5		-6		-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	-
t _{IN}	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns
t _{FIN}	Fast input delay			2.2		2.1		2.5		1.0	ns
t _{SEXP}	Shared expander delay			3.1		3.8		4.6		5.0	ns
t _{PEXP}	Parallel expander delay			0.9		1.1		1.4		0.8	ns
t _{LAD}	Logic array delay			2.6		3.3		4.0		5.0	ns
t _{LAC}	Logic control array delay			2.5		3.3		4.0		5.0	ns
t _{IOE}	Internal output enable delay			0.7		0.8		1.0		2.0	ns
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t _{SU}	Register setup time		0.8		1.0		1.3		2.0		ns
t _H	Register hold time		1.7		2.0		2.5		3.0		ns
t _{FSU}	Register setup time of fast input		1.9		1.8		1.7		3.0		ns
t _{FH}	Register hold time of fast input		0.6		0.7		0.8		0.5		ns
t _{RD}	Register delay			1.2		1.6		1.9		2.0	ns
t _{COMB}	Combinatorial delay			0.9		1.1		1.4		2.0	ns
t _{IC}	Array clock delay			2.7		3.4		4.2		5.0	ns
t _{EN}	Register enable time			2.6		3.3		4.0		5.0	ns
t _{GLOB}	Global control delay			1.6		1.4		1.7		1.0	ns
t _{PRE}	Register preset time			2.0		2.4		3.0		3.0	ns
t _{CLR}	Register clear time			2.0		2.4		3.0		3.0	ns

Table 29. EPM7064S External Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions	Speed Grade								
			-	5	-6		-7		-10		1
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.7		7.5		10.0	ns
t _{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			5.7		7.1		8.0		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
t _{ACNT}	Minimum array clock period			5.7		7.1		8.0		10.0	ns
f _{ACNT}	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz


Table 3	Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2) Note (1)											
Symbol	Parameter	Conditions	Speed Grade									
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
t _{FIN}	Fast input delay			2.2		2.6		1.0		1.0	ns	
t _{SEXP}	Shared expander delay			3.1		3.8		4.0		5.0	ns	
t_{PEXP}	Parallel expander delay			0.9		1.1		0.8		0.8	ns	
t_{LAD}	Logic array delay			2.6		3.2		3.0		5.0	ns	
t _{LAC}	Logic control array delay			2.5		3.2		3.0		5.0	ns	
t _{IOE}	Internal output enable delay			0.7		0.8		2.0		2.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		2.0		1.5	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		2.5		2.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		7.0		5.5	ns	
t_{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
t_{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
t _{SU}	Register setup time		0.8		1.0		3.0		2.0		ns	
t _H	Register hold time		1.7		2.0		2.0		3.0		ns	

Table 36. EPM7192S Internal Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions		Speed Grade							
			-7		-10		-15		-		
			Min	Max	Min	Max	Min	Max	•		
t _H	Register hold time		1.7		3.0		4.0		ns		
t _{FSU}	Register setup time of fast input		2.3		3.0		2.0		ns		
t _{FH}	Register hold time of fast input		0.7		0.5		1.0		ns		
t _{RD}	Register delay			1.4		2.0		1.0	ns		
t _{COMB}	Combinatorial delay			1.2		2.0		1.0	ns		
t_{IC}	Array clock delay			3.2		5.0		6.0	ns		
t _{EN}	Register enable time			3.1		5.0		6.0	ns		
t_{GLOB}	Global control delay			2.5		1.0		1.0	ns		
t _{PRE}	Register preset time			2.7		3.0		4.0	ns		
t _{CLR}	Register clear time			2.7		3.0		4.0	ns		
t _{PIA}	PIA delay	(7)		2.4		1.0		2.0	ns		
t_{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns		

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in the low-power mode.

Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 2 of 2)








Figure 15 shows typical supply current versus frequency for MAX 7000S devices.





EPM7128S EPM7160S





Figure 19. 100-Pin Package Pin-Out Diagram

Package outline not drawn to scale.






Figure 20. 160-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

