
# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### Applications of Embedded - CPLDs

| Details                         |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | EE PLD  |
| Delay Time tpd(1) Max           | 20 ns   |
| Voltage Supply - Internal       | 4.5V ~ 5.5V   |
| Number of Logic Elements/Blocks | 12  |
| Number of Macrocells            | 192   |
| Number of Gates                 | 3750  |
| Number of I/O                   | 124   |
| Operating Temperature           | -40°C ~ 85°C (TA)   |
| Mounting Type                   | Through Hole  |
| Package / Case                  | 160-BPGA  |
| Supplier Device Package         | 160-PGA (39.62x39.62)                                       |
| Purchase URL                    | https://www.e-xfl.com/product-detail/intel/epm7192egi160-20 |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4.

| Feature                         | EPM7032<br>EPM7064<br>EPM7096 | All<br>MAX 7000E<br>Devices | All<br>MAX 7000S<br>Devices |
|---------------------------------|-------------------------------|-----------------------------|-----------------------------|
| ISP via JTAG interface          |                               |                             | $\checkmark$                |
| JTAG BST circuitry              |                               |                             | ✓(1)                        |
| Open-drain output option        |                               |                             | $\checkmark$                |
| Fast input registers            |                               | ~                           | $\checkmark$                |
| Six global output enables       |                               | ~                           | $\checkmark$                |
| Two global clocks               |                               | ~                           | $\checkmark$                |
| Slew-rate control               |                               | ~                           | $\checkmark$                |
| MultiVolt interface (2)         | $\checkmark$                  | ~                           | $\checkmark$                |
| Programmable register           | $\checkmark$                  | ~                           | $\checkmark$                |
| Parallel expanders              | $\checkmark$                  | ~                           | $\checkmark$                |
| Shared expanders                | $\checkmark$                  | ~                           | $\checkmark$                |
| Power-saving mode               | $\checkmark$                  | ~                           | $\checkmark$                |
| Security bit                    | $\checkmark$                  | ~                           | $\checkmark$                |
| PCI-compliant devices available | $\checkmark$                  | $\checkmark$                | $\checkmark$                |

Notes:

(1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.

(2) The MultiVolt I/O interface is not available in 44-pin packages.

MAX 7000 devices contain from 32 to 256 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and highspeed parallel expander product terms to provide up to 32 product terms per macrocell.

The MAX 7000 family provides programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000E and MAX 7000S devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000 devices (except 44-pin devices) can be set for either 3.3-V or 5.0-V operation, allowing MAX 7000 devices to be used in mixed-voltage systems.

The MAX 7000 family is supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)— and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.

-

For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

# Functional Description

The MAX 7000 architecture includes the following elements:

- Logic array blocks
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array
- I/O control blocks

Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.





Figure 2. MAX 7000E & MAX 7000S Device Block Diagram

### **Logic Array Blocks**

The MAX 7000 device architecture is based on the linking of highperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

#### Programmable Interconnect Array

Logic is routed between LABs via the programmable interconnect array (PIA). This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000 dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 7 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA has a fixed delay. The PIA thus eliminates skew between signals and makes timing performance easy to predict.

## I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or  $V_{CC}$ . Figure 8 shows the I/O control block for the MAX 7000 family. The I/O control block of EPM7032, EPM7064, and EPM7096 devices has two global output enable signals that are driven by two dedicated active-low output enable pins (OE1 and OE2). The I/O control block of MAX 7000E and MAX 7000S devices has six global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to  $V_{CC}$ , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

# In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k<sup>3</sup>4.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The Jam<sup>™</sup> Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

The programming times described in Tables 6 through 8 are associated

| Device   | Progra                  | mming                 | Stand-Alone Verification |                       |  |  |
|----------|-------------------------|-----------------------|--------------------------|-----------------------|--|--|
|          | t <sub>PPULSE</sub> (s) | Cycle <sub>PTCK</sub> | t <sub>VPULSE</sub> (s)  | Cycle <sub>VTCK</sub> |  |  |
| EPM7032S | 4.02                    | 342,000               | 0.03                     | 200,000               |  |  |
| EPM7064S | 4.50                    | 504,000               | 0.03                     | 308,000               |  |  |
| EPM7128S | 5.11                    | 832,000               | 0.03                     | 528,000               |  |  |
| EPM7160S | 5.35                    | 1,001,000             | 0.03                     | 640,000               |  |  |
| EPM7192S | 5.71                    | 1,192,000             | 0.03                     | 764,000               |  |  |
| EPM7256S | 6.43                    | 1,603,000             | 0.03                     | 1,024,000             |  |  |

with the worst-case method using the enhanced ISP algorithm.

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

| Device   |        | f <sub>тск</sub> |       |       |         |         |         |        |   |  |  |  |  |  |  |
|----------|--------|------------------|-------|-------|---------|---------|---------|--------|---|--|--|--|--|--|--|
|          | 10 MHz | 5 MHz            | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | ] |  |  |  |  |  |  |
| EPM7032S | 4.06   | 4.09             | 4.19  | 4.36  | 4.71    | 5.73    | 7.44    | 10.86  | s |  |  |  |  |  |  |
| EPM7064S | 4.55   | 4.60             | 4.76  | 5.01  | 5.51    | 7.02    | 9.54    | 14.58  | S |  |  |  |  |  |  |
| EPM7128S | 5.19   | 5.27             | 5.52  | 5.94  | 6.77    | 9.27    | 13.43   | 21.75  | S |  |  |  |  |  |  |
| EPM7160S | 5.45   | 5.55             | 5.85  | 6.35  | 7.35    | 10.35   | 15.36   | 25.37  | S |  |  |  |  |  |  |
| EPM7192S | 5.83   | 5.95             | 6.30  | 6.90  | 8.09    | 11.67   | 17.63   | 29.55  | S |  |  |  |  |  |  |
| EPM7256S | 6.59   | 6.75             | 7.23  | 8.03  | 9.64    | 14.45   | 22.46   | 38.49  | S |  |  |  |  |  |  |

Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies

|          | 1      |       |       |       |         |         |         |        | 1     |
|----------|--------|-------|-------|-------|---------|---------|---------|--------|-------|
| Device   |        |       |       | f     | тск     |         |         |        | Units |
|          | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz |       |
| EPM7032S | 0.05   | 0.07  | 0.13  | 0.23  | 0.43    | 1.03    | 2.03    | 4.03   | S     |
| EPM7064S | 0.06   | 0.09  | 0.18  | 0.34  | 0.64    | 1.57    | 3.11    | 6.19   | S     |
| EPM7128S | 0.08   | 0.14  | 0.29  | 0.56  | 1.09    | 2.67    | 5.31    | 10.59  | S     |
| EPM7160S | 0.09   | 0.16  | 0.35  | 0.67  | 1.31    | 3.23    | 6.43    | 12.83  | S     |
| EPM7192S | 0.11   | 0.18  | 0.41  | 0.79  | 1.56    | 3.85    | 7.67    | 15.31  | S     |
| EPM7256S | 0.13   | 0.24  | 0.54  | 1.06  | 2.08    | 5.15    | 10.27   | 20.51  | S     |

By using an external 5.0-V pull-up resistor, output pins on MAX 7000S devices can be set to meet 5.0-V CMOS input voltages. When  $V_{CCIO}$  is 3.3 V, setting the open drain option will turn off the output pull-up transistor, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages. When  $V_{CCIO}$  is 5.0 V, setting the output drain option is not necessary because the pull-up transistor will already turn off when the pin exceeds approximately 3.8 V, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages.

# **Slew-Rate Control**

The output buffer for each MAX 7000E and MAX 7000S I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the Turbo Bit is turned off, the slew rate is set for low noise performance. For MAX 7000S devices, each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis.

MAX 7000 devices can be programmed on Windows-based PCs with the Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs a continuity check to ensure adequate electrical contact between the adapter and the device.

For more information, see the *Altera Programming Hardware Data Sheet*.

The Altera development system can use text- or waveform-format test vectors created with the Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional behavior of a MAX 7000 device with the results of simulation. Moreover, Data I/O, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.



For more information, see the Programming Hardware Manufacturers.


# Programming with External Hardware

# **Design Security** All MAX 7000 devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

# **Generic Testing**

Each MAX 7000 device is functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 10. Test patterns can be used and then erased during early stages of the production flow.

#### Figure 10. MAX 7000 AC Test Conditions



# QFP Carrier & Development Socket

MAX 7000 and MAX 7000E devices in QFP packages with 100 or more pins are shipped in special plastic carriers to protect the QFP leads. The carrier is used with a prototype development socket and special programming hardware available from Altera. This carrier technology makes it possible to program, test, erase, and reprogram a device without exposing the leads to mechanical stress.



For detailed information and carrier dimensions, refer to the *QFP Carrier* & *Development Socket Data Sheet*.

MAX 7000S devices are not shipped in carriers.

| Symbol            | Parameter   | Conditions     | Speed | Grade -6 | Speed ( | Grade -7 | Unit |
|-------------------|---|----------------|-------|----------|---------|----------|------|
|                   |   |                | Min   | Max      | Min     | Max      |      |
| t <sub>IN</sub>   | Input pad and buffer delay  |                |       | 0.4      |         | 0.5      | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay  |                |       | 0.4      |         | 0.5      | ns   |
| t <sub>FIN</sub>  | Fast input delay  | (2)            |       | 0.8      |         | 1.0      | ns   |
| t <sub>SEXP</sub> | Shared expander delay   |                |       | 3.5      |         | 4.0      | ns   |
| t <sub>PEXP</sub> | Parallel expander delay   |                |       | 0.8      |         | 0.8      | ns   |
| t <sub>LAD</sub>  | Logic array delay   |                |       | 2.0      |         | 3.0      | ns   |
| t <sub>LAC</sub>  | Logic control array delay   |                |       | 2.0      |         | 3.0      | ns   |
| t <sub>IOE</sub>  | Internal output enable delay  | (2)            |       |          |         | 2.0      | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 5.0 V$                        | C1 = 35 pF     |       | 2.0      |         | 2.0      | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay Slow slew rate = off, $V_{CCIO}$ = 3.3 V                        | C1 = 35 pF (7) |       | 2.5      |         | 2.5      | ns   |
| t <sub>OD3</sub>  | Output buffer and pad delay<br>Slow slew rate = on,<br>$V_{CCIO} = 5.0 V \text{ or } 3.3 V$ | C1 = 35 pF (2) |       | 7.0      |         | 7.0      | ns   |
| t <sub>ZX1</sub>  | Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 5.0 V$                         | C1 = 35 pF     |       | 4.0      |         | 4.0      | ns   |
| t <sub>ZX2</sub>  | Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 3.3 \text{ V}$                 | C1 = 35 pF (7) |       | 4.5      |         | 4.5      | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay<br>Slow slew rate = on<br>$V_{CCIO} = 5.0 V \text{ or } 3.3 V$   | C1 = 35 pF (2) |       | 9.0      |         | 9.0      | ns   |
| t <sub>XZ</sub>   | Output buffer disable delay   | C1 = 5 pF      |       | 4.0      |         | 4.0      | ns   |
| t <sub>SU</sub>   | Register setup time   |                | 3.0   |          | 3.0     |          | ns   |
| t <sub>H</sub>    | Register hold time  |                | 1.5   |          | 2.0     |          | ns   |
| t <sub>FSU</sub>  | Register setup time of fast input   | (2)            | 2.5   |          | 3.0     |          | ns   |
| t <sub>FH</sub>   | Register hold time of fast input  | (2)            | 0.5   |          | 0.5     |          | ns   |
| t <sub>RD</sub>   | Register delay  |                |       | 0.8      |         | 1.0      | ns   |
| t <sub>COMB</sub> | Combinatorial delay   |                |       | 0.8      |         | 1.0      | ns   |
| t <sub>IC</sub>   | Array clock delay   |                |       | 2.5      |         | 3.0      | ns   |
| t <sub>EN</sub>   | Register enable time  |                |       | 2.0      |         | 3.0      | ns   |
| t <sub>GLOB</sub> | Global control delay  |                |       | 0.8      |         | 1.0      | ns   |
| t <sub>PRE</sub>  | Register preset time  |                |       | 2.0      |         | 2.0      | ns   |
| t <sub>CLR</sub>  | Register clear time   |                |       | 2.0      |         | 2.0      | ns   |
| t <sub>PIA</sub>  | PIA delay   |                |       | 0.8      |         | 1.0      | ns   |
| t <sub>LPA</sub>  | Low-power adder   | (8)            |       | 10.0     |         | 10.0     | ns   |

| Symbol            | Parameter   | Conditions     |         | Speed     | Grade |                       | Unit |
|-------------------|---|----------------|---------|-----------|-------|-----------------------|------|
|                   |   |                | MAX 700 | OE (-12P) |       | 00 (-12)<br>DOE (-12) |      |
|                   |   |                | Min     | Max       | Min   | Max                   |      |
| t <sub>IN</sub>   | Input pad and buffer delay  |                |         | 1.0       |       | 2.0                   | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay  |                |         | 1.0       |       | 2.0                   | ns   |
| t <sub>FIN</sub>  | Fast input delay  | (2)            |         | 1.0       |       | 1.0                   | ns   |
| t <sub>SEXP</sub> | Shared expander delay   |                |         | 7.0       |       | 7.0                   | ns   |
| t <sub>PEXP</sub> | Parallel expander delay   |                |         | 1.0       |       | 1.0                   | ns   |
| t <sub>LAD</sub>  | Logic array delay   |                |         | 7.0       |       | 5.0                   | ns   |
| t <sub>LAC</sub>  | Logic control array delay   |                |         | 5.0       |       | 5.0                   | ns   |
| t <sub>IOE</sub>  | Internal output enable delay  | (2)            |         | 2.0       |       | 2.0                   | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>$V_{CCIO} = 5.0 V$                 | C1 = 35 pF     |         | 1.0       |       | 3.0                   | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay<br>Slow slew rate = off<br>$V_{CCIO} = 3.3 V$                 | C1 = 35 pF (7) |         | 2.0       |       | 4.0                   | ns   |
| t <sub>OD3</sub>  | Output buffer and pad delay<br>Slow slew rate = on<br>V <sub>CCIO</sub> = 5.0 V or 3.3 V  | C1 = 35 pF (2) |         | 5.0       |       | 7.0                   | ns   |
| t <sub>ZX1</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>$V_{CCIO} = 5.0 V$                  | C1 = 35 pF     |         | 6.0       |       | 6.0                   | ns   |
| t <sub>ZX2</sub>  | Output buffer enable delay<br>Slow slew rate = off<br>$V_{CCIO} = 3.3 V$                  | C1 = 35 pF (7) |         | 7.0       |       | 7.0                   | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay<br>Slow slew rate = on<br>$V_{CCIO} = 5.0 V \text{ or } 3.3 V$ | C1 = 35 pF (2) |         | 10.0      |       | 10.0                  | ns   |
| t <sub>XZ</sub>   | Output buffer disable delay   | C1 = 5 pF      |         | 6.0       |       | 6.0                   | ns   |
| t <sub>SU</sub>   | Register setup time   |                | 1.0     |           | 4.0   |                       | ns   |
| t <sub>H</sub>    | Register hold time  |                | 6.0     |           | 4.0   |                       | ns   |
| t <sub>FSU</sub>  | Register setup time of fast input   | (2)            | 4.0     |           | 2.0   |                       | ns   |
| t <sub>FH</sub>   | Register hold time of fast input  | (2)            | 0.0     |           | 2.0   |                       | ns   |
| t <sub>RD</sub>   | Register delay  |                |         | 2.0       |       | 1.0                   | ns   |
| t <sub>COMB</sub> | Combinatorial delay   |                |         | 2.0       |       | 1.0                   | ns   |
| t <sub>IC</sub>   | Array clock delay   |                |         | 5.0       |       | 5.0                   | ns   |
| t <sub>EN</sub>   | Register enable time  |                |         | 7.0       |       | 5.0                   | ns   |
| t <sub>GLOB</sub> | Global control delay  |                |         | 2.0       |       | 0.0                   | ns   |
| t <sub>PRE</sub>  | Register preset time  |                |         | 4.0       |       | 3.0                   | ns   |
| t <sub>CLR</sub>  | Register clear time   |                |         | 4.0       |       | 3.0                   | ns   |
| t <sub>PIA</sub>  | PIA delay   |                |         | 1.0       |       | 1.0                   | ns   |
| t <sub>LPA</sub>  | Low-power adder   | (8)            |         | 12.0      |       | 12.0                  | ns   |

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (7) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

#### Tables 27 and 28 show the EPM7032S AC operating conditions.

| Symbol            | Parameter                                   | Conditions     |       |     |       | Speed | Grade |     |       |      | Unit |
|-------------------|---|----------------|-------|-----|-------|-------|-------|-----|-------|------|------|
|                   |   |                | -     | 5   | -     | 6     | -     | 7   | -1    | 0    |      |
|                   |   |                | Min   | Max | Min   | Max   | Min   | Max | Min   | Max  |      |
| t <sub>PD1</sub>  | Input to non-registered output              | C1 = 35 pF     |       | 5.0 |       | 6.0   |       | 7.5 |       | 10.0 | ns   |
| t <sub>PD2</sub>  | I/O input to non-registered<br>output       | C1 = 35 pF     |       | 5.0 |       | 6.0   |       | 7.5 |       | 10.0 | ns   |
| t <sub>SU</sub>   | Global clock setup time                     |                | 2.9   |     | 4.0   |       | 5.0   |     | 7.0   |      | ns   |
| t <sub>H</sub>    | Global clock hold time                      |                | 0.0   |     | 0.0   |       | 0.0   |     | 0.0   |      | ns   |
| t <sub>FSU</sub>  | Global clock setup time of fast input       |                | 2.5   |     | 2.5   |       | 2.5   |     | 3.0   |      | ns   |
| t <sub>FH</sub>   | Global clock hold time of fast input        |                | 0.0   |     | 0.0   |       | 0.0   |     | 0.5   |      | ns   |
| t <sub>CO1</sub>  | Global clock to output delay                | C1 = 35 pF     |       | 3.2 |       | 3.5   |       | 4.3 |       | 5.0  | ns   |
| t <sub>CH</sub>   | Global clock high time                      |                | 2.0   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns   |
| t <sub>CL</sub>   | Global clock low time                       |                | 2.0   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns   |
| t <sub>ASU</sub>  | Array clock setup time                      |                | 0.7   |     | 0.9   |       | 1.1   |     | 2.0   |      | ns   |
| t <sub>AH</sub>   | Array clock hold time                       |                | 1.8   |     | 2.1   |       | 2.7   |     | 3.0   |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay                 | C1 = 35 pF     |       | 5.4 |       | 6.6   |       | 8.2 |       | 10.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                       |                | 2.5   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                        |                | 2.5   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear<br>and preset | (2)            | 2.5   |     | 2.5   |       | 3.0   |     | 4.0   |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after<br>clock        | C1 = 35 pF (3) | 1.0   |     | 1.0   |       | 1.0   |     | 1.0   |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period                 |                |       | 5.7 |       | 7.0   |       | 8.6 |       | 10.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency     | (4)            | 175.4 |     | 142.9 |       | 116.3 |     | 100.0 |      | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period                  |                |       | 5.7 |       | 7.0   |       | 8.6 |       | 10.0 | ns   |

| Table 2           | 9. EPM7064S External Timi                   | ing Parameters | (Part 2     | 2 of 2) | No    | te (1) |       |     |       |      |     |
|-------------------|---|----------------|-------------|---------|-------|--------|-------|-----|-------|------|-----|
| Symbol            | Parameter                                   | Conditions     | Speed Grade |         |       |        |       |     |       |      |     |
|                   |   |                | -5          |         | -6    |        | -7    |     | -10   |      |     |
|                   |   |                | Min         | Max     | Min   | Max    | Min   | Max | Min   | Max  |     |
| t <sub>ACO1</sub> | Array clock to output delay                 | C1 = 35 pF     |             | 5.4     |       | 6.7    |       | 7.5 |       | 10.0 | ns  |
| t <sub>ACH</sub>  | Array clock high time                       |                | 2.5         |         | 2.5   |        | 3.0   |     | 4.0   |      | ns  |
| t <sub>ACL</sub>  | Array clock low time                        |                | 2.5         |         | 2.5   |        | 3.0   |     | 4.0   |      | ns  |
| t <sub>CPPW</sub> | Minimum pulse width for clear<br>and preset | (2)            | 2.5         |         | 2.5   |        | 3.0   |     | 4.0   |      | ns  |
| t <sub>ODH</sub>  | Output data hold time after<br>clock        | C1 = 35 pF (3) | 1.0         |         | 1.0   |        | 1.0   |     | 1.0   |      | ns  |
| t <sub>CNT</sub>  | Minimum global clock period                 |                |             | 5.7     |       | 7.1    |       | 8.0 |       | 10.0 | ns  |
| f <sub>CNT</sub>  | Maximum internal global clock frequency     | (4)            | 175.4       |         | 140.8 |        | 125.0 |     | 100.0 |      | MHz |
| t <sub>ACNT</sub> | Minimum array clock period                  |                |             | 5.7     |       | 7.1    |       | 8.0 |       | 10.0 | ns  |
| f <sub>acnt</sub> | Maximum internal array clock frequency      | (4)            | 175.4       |         | 140.8 |        | 125.0 |     | 100.0 |      | MHz |
| f <sub>MAX</sub>  | Maximum clock frequency                     | (5)            | 250.0       |         | 200.0 |        | 166.7 |     | 125.0 |      | MHz |

# Г

Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2) Note (1)

| Symbol            | Parameter                      | Conditions     |     |     |     | Speed | Grade | ł   |     |     | Unit |
|-------------------|--------------------------------|----------------|-----|-----|-----|-------|-------|-----|-----|-----|------|
|                   |                                |                | -   | 5   | -   | 6     | -     | 7   | -1  | 10  |      |
|                   |                                |                | Min | Max | Min | Max   | Min   | Max | Min | Max |      |
| t <sub>IN</sub>   | Input pad and buffer delay     |                |     | 0.2 |     | 0.2   |       | 0.5 |     | 0.5 | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay |                |     | 0.2 |     | 0.2   |       | 0.5 |     | 0.5 | ns   |
| t <sub>FIN</sub>  | Fast input delay               |                |     | 2.2 |     | 2.6   |       | 1.0 |     | 1.0 | ns   |
| t <sub>SEXP</sub> | Shared expander delay          |                |     | 3.1 |     | 3.8   |       | 4.0 |     | 5.0 | ns   |
| t <sub>PEXP</sub> | Parallel expander delay        |                |     | 0.9 |     | 1.1   |       | 0.8 |     | 0.8 | ns   |
| t <sub>LAD</sub>  | Logic array delay              |                |     | 2.6 |     | 3.2   |       | 3.0 |     | 5.0 | ns   |
| t <sub>LAC</sub>  | Logic control array delay      |                |     | 2.5 |     | 3.2   |       | 3.0 |     | 5.0 | ns   |
| t <sub>IOE</sub>  | Internal output enable delay   |                |     | 0.7 |     | 0.8   |       | 2.0 |     | 2.0 | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay    | C1 = 35 pF     |     | 0.2 |     | 0.3   |       | 2.0 |     | 1.5 | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay    | C1 = 35 pF (6) |     | 0.7 |     | 0.8   |       | 2.5 |     | 2.0 | ns   |
| t <sub>OD3</sub>  | Output buffer and pad delay    | C1 = 35 pF     |     | 5.2 |     | 5.3   |       | 7.0 |     | 5.5 | ns   |
| t <sub>ZX1</sub>  | Output buffer enable delay     | C1 = 35 pF     |     | 4.0 |     | 4.0   |       | 4.0 |     | 5.0 | ns   |
| t <sub>ZX2</sub>  | Output buffer enable delay     | C1 = 35 pF (6) |     | 4.5 |     | 4.5   |       | 4.5 |     | 5.5 | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay     | C1 = 35 pF     |     | 9.0 |     | 9.0   |       | 9.0 |     | 9.0 | ns   |
| t <sub>XZ</sub>   | Output buffer disable delay    | C1 = 5 pF      |     | 4.0 |     | 4.0   |       | 4.0 |     | 5.0 | ns   |
| t <sub>SU</sub>   | Register setup time            |                | 0.8 |     | 1.0 |       | 3.0   |     | 2.0 |     | ns   |
| t <sub>H</sub>    | Register hold time             |                | 1.7 |     | 2.0 |       | 2.0   |     | 3.0 |     | ns   |

| Table 3           | 0. EPM7064S Internal Tir          | ning Parameters | s (Part à   | 2 of 2) | No  | te (1) |     |      |     |      |    |
|-------------------|-----------------------------------|-----------------|-------------|---------|-----|--------|-----|------|-----|------|----|
| Symbol            | Parameter                         | Conditions      | Speed Grade |         |     |        |     |      |     |      |    |
|                   |                                   |                 | -           | -5      |     | -6     |     | -7   |     | -10  |    |
|                   |                                   |                 | Min         | Max     | Min | Max    | Min | Max  | Min | Max  |    |
| t <sub>FSU</sub>  | Register setup time of fast input |                 | 1.9         |         | 1.8 |        | 3.0 |      | 3.0 |      | ns |
| t <sub>FH</sub>   | Register hold time of fast input  |                 | 0.6         |         | 0.7 |        | 0.5 |      | 0.5 |      | ns |
| t <sub>RD</sub>   | Register delay                    |                 |             | 1.2     |     | 1.6    |     | 1.0  |     | 2.0  | ns |
| t <sub>COMB</sub> | Combinatorial delay               |                 |             | 0.9     |     | 1.0    |     | 1.0  |     | 2.0  | ns |
| t <sub>IC</sub>   | Array clock delay                 |                 |             | 2.7     |     | 3.3    |     | 3.0  |     | 5.0  | ns |
| t <sub>EN</sub>   | Register enable time              |                 |             | 2.6     |     | 3.2    |     | 3.0  |     | 5.0  | ns |
| t <sub>GLOB</sub> | Global control delay              |                 |             | 1.6     |     | 1.9    |     | 1.0  |     | 1.0  | ns |
| t <sub>PRE</sub>  | Register preset time              |                 |             | 2.0     |     | 2.4    |     | 2.0  |     | 3.0  | ns |
| t <sub>CLR</sub>  | Register clear time               |                 |             | 2.0     |     | 2.4    |     | 2.0  |     | 3.0  | ns |
| t <sub>PIA</sub>  | PIA delay                         | (7)             |             | 1.1     |     | 1.3    |     | 1.0  |     | 1.0  | ns |
| t <sub>LPA</sub>  | Low-power adder                   | (8)             |             | 12.0    |     | 11.0   |     | 10.0 |     | 11.0 | ns |

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter (2) must be added to this minimum width if the clear or reset signal incorporates the  $t_{IAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- The  $f_{MAX}$  values represent the highest frequency for pipelined data. (5)
- Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use. (6)
- For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, (7) these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells (8) running in the low-power mode.

#### Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

#### Tables 33 and 34 show the EPM7160S AC operating conditions.

| Symbol            | Parameter                                   | Conditions     |       |     |       | Speed | Grade | 1    |      |      | Unit |
|-------------------|---|----------------|-------|-----|-------|-------|-------|------|------|------|------|
|                   |   |                | -     | 6   | -     | 7     | -10   |      | -1   | 15   |      |
|                   |   |                | Min   | Max | Min   | Max   | Min   | Max  | Min  | Max  |      |
| t <sub>PD1</sub>  | Input to non-registered output              | C1 = 35 pF     |       | 6.0 |       | 7.5   |       | 10.0 |      | 15.0 | ns   |
| t <sub>PD2</sub>  | I/O input to non-registered<br>output       | C1 = 35 pF     |       | 6.0 |       | 7.5   |       | 10.0 |      | 15.0 | ns   |
| t <sub>SU</sub>   | Global clock setup time                     |                | 3.4   |     | 4.2   |       | 7.0   |      | 11.0 |      | ns   |
| t <sub>H</sub>    | Global clock hold time                      |                | 0.0   |     | 0.0   |       | 0.0   |      | 0.0  |      | ns   |
| t <sub>FSU</sub>  | Global clock setup time of fast input       |                | 2.5   |     | 3.0   |       | 3.0   |      | 3.0  |      | ns   |
| t <sub>FH</sub>   | Global clock hold time of fast input        |                | 0.0   |     | 0.0   |       | 0.5   |      | 0.0  |      | ns   |
| t <sub>CO1</sub>  | Global clock to output delay                | C1 = 35 pF     |       | 3.9 |       | 4.8   |       | 5    |      | 8    | ns   |
| t <sub>CH</sub>   | Global clock high time                      |                | 3.0   |     | 3.0   |       | 4.0   |      | 5.0  |      | ns   |
| t <sub>CL</sub>   | Global clock low time                       |                | 3.0   |     | 3.0   |       | 4.0   |      | 5.0  |      | ns   |
| t <sub>ASU</sub>  | Array clock setup time                      |                | 0.9   |     | 1.1   |       | 2.0   |      | 4.0  |      | ns   |
| t <sub>AH</sub>   | Array clock hold time                       |                | 1.7   |     | 2.1   |       | 3.0   |      | 4.0  |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay                 | C1 = 35 pF     |       | 6.4 |       | 7.9   |       | 10.0 |      | 15.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                       |                | 3.0   |     | 3.0   |       | 4.0   |      | 6.0  |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                        |                | 3.0   |     | 3.0   |       | 4.0   |      | 6.0  |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear<br>and preset | (2)            | 2.5   |     | 3.0   |       | 4.0   |      | 6.0  |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after<br>clock        | C1 = 35 pF (3) | 1.0   |     | 1.0   |       | 1.0   |      | 1.0  |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period                 |                |       | 6.7 |       | 8.2   |       | 10.0 |      | 13.0 | ns   |
| f <sub>сnт</sub>  | Maximum internal global clock frequency     | (4)            | 149.3 |     | 122.0 |       | 100.0 |      | 76.9 |      | MHz  |

**Altera Corporation** 

| Table 33. EPM7160S External Timing Parameters (Part 2 of 2) Note (1) |   |            |                   |       |       |     |       |      |       |      |     |  |
|--|---|------------|-------------------|-------|-------|-----|-------|------|-------|------|-----|--|
| Symbol   | Parameter                                 | Conditions | tions Speed Grade |       |       |     |       |      |       |      |     |  |
|  |   |            | -                 | -6 -7 |       |     | -10   |      | -15   |      |     |  |
|  |   |            | Min               | Max   | Min   | Max | Min   | Max  | Min   | Max  |     |  |
| t <sub>ACNT</sub>  | Minimum array clock period                |            |                   | 6.7   |       | 8.2 |       | 10.0 |       | 13.0 | ns  |  |
| f <sub>acnt</sub>  | Maximum internal array clock<br>frequency | (4)        | 149.3             |       | 122.0 |     | 100.0 |      | 76.9  |      | MHz |  |
| f <sub>MAX</sub>   | Maximum clock frequency                   | (5)        | 166.7             |       | 166.7 |     | 125.0 |      | 100.0 |      | MHz |  |

| Symbol            | Parameter                         | Conditions     | Speed Grade |     |     |     |     |     |     |      |    |  |
|-------------------|-----------------------------------|----------------|-------------|-----|-----|-----|-----|-----|-----|------|----|--|
|                   |                                   |                | -6          |     | -   | 7   | -10 |     | -15 |      | -  |  |
|                   |                                   |                | Min         | Max | Min | Max | Min | Max | Min | Max  |    |  |
| t <sub>IN</sub>   | Input pad and buffer delay        |                |             | 0.2 |     | 0.3 |     | 0.5 |     | 2.0  | ns |  |
| t <sub>IO</sub>   | I/O input pad and buffer delay    |                |             | 0.2 |     | 0.3 |     | 0.5 |     | 2.0  | ns |  |
| t <sub>FIN</sub>  | Fast input delay                  |                |             | 2.6 |     | 3.2 |     | 1.0 |     | 2.0  | ns |  |
| t <sub>SEXP</sub> | Shared expander delay             |                |             | 3.6 |     | 4.3 |     | 5.0 |     | 8.0  | ns |  |
| t <sub>PEXP</sub> | Parallel expander delay           |                |             | 1.0 |     | 1.3 |     | 0.8 |     | 1.0  | ns |  |
| t <sub>LAD</sub>  | Logic array delay                 |                |             | 2.8 |     | 3.4 |     | 5.0 |     | 6.0  | ns |  |
| t <sub>LAC</sub>  | Logic control array delay         |                |             | 2.8 |     | 3.4 |     | 5.0 |     | 6.0  | ns |  |
| t <sub>IOE</sub>  | Internal output enable delay      |                |             | 0.7 |     | 0.9 |     | 2.0 |     | 3.0  | ns |  |
| t <sub>OD1</sub>  | Output buffer and pad delay       | C1 = 35 pF     |             | 0.4 |     | 0.5 |     | 1.5 |     | 4.0  | ns |  |
| t <sub>OD2</sub>  | Output buffer and pad delay       | C1 = 35 pF (6) |             | 0.9 |     | 1.0 |     | 2.0 |     | 5.0  | ns |  |
| t <sub>OD3</sub>  | Output buffer and pad delay       | C1 = 35 pF     |             | 5.4 |     | 5.5 |     | 5.5 |     | 8.0  | ns |  |
| t <sub>ZX1</sub>  | Output buffer enable delay        | C1 = 35 pF     |             | 4.0 |     | 4.0 |     | 5.0 |     | 6.0  | ns |  |
| t <sub>ZX2</sub>  | Output buffer enable delay        | C1 = 35 pF (6) |             | 4.5 |     | 4.5 |     | 5.5 |     | 7.0  | ns |  |
| t <sub>ZX3</sub>  | Output buffer enable delay        | C1 = 35 pF     |             | 9.0 |     | 9.0 |     | 9.0 |     | 10.0 | ns |  |
| t <sub>XZ</sub>   | Output buffer disable delay       | C1 = 5 pF      |             | 4.0 |     | 4.0 |     | 5.0 |     | 6.0  | ns |  |
| t <sub>SU</sub>   | Register setup time               |                | 1.0         |     | 1.2 |     | 2.0 |     | 4.0 |      | ns |  |
| t <sub>H</sub>    | Register hold time                |                | 1.6         |     | 2.0 |     | 3.0 |     | 4.0 |      | ns |  |
| t <sub>FSU</sub>  | Register setup time of fast input |                | 1.9         |     | 2.2 |     | 3.0 |     | 2.0 |      | ns |  |
| t <sub>FH</sub>   | Register hold time of fast input  |                | 0.6         |     | 0.8 |     | 0.5 |     | 1.0 |      | ns |  |
| t <sub>RD</sub>   | Register delay                    |                |             | 1.3 |     | 1.6 |     | 2.0 |     | 1.0  | ns |  |
| t <sub>COMB</sub> | Combinatorial delay               |                |             | 1.0 |     | 1.3 |     | 2.0 |     | 1.0  | ns |  |
| t <sub>IC</sub>   | Array clock delay                 |                |             | 2.9 |     | 3.5 |     | 5.0 |     | 6.0  | ns |  |
| t <sub>EN</sub>   | Register enable time              |                |             | 2.8 |     | 3.4 |     | 5.0 |     | 6.0  | ns |  |
| t <sub>GLOB</sub> | Global control delay              |                |             | 2.0 |     | 2.4 |     | 1.0 |     | 1.0  | ns |  |
| t <sub>PRE</sub>  | Register preset time              |                |             | 2.4 |     | 3.0 |     | 3.0 |     | 4.0  | ns |  |

Г

-

| Symbol            | Parameter                                | Conditions     |       |     | Speed | Grade |       |      | Unit |
|-------------------|--|----------------|-------|-----|-------|-------|-------|------|------|
|                   |  |                | -7    |     | -10   |       | -15   |      | 1    |
|                   |  |                | Min   | Мах | Min   | Max   | Min   | Max  |      |
| t <sub>AH</sub>   | Array clock hold time                    |                | 1.8   |     | 3.0   |       | 4.0   |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF     |       | 7.8 |       | 10.0  |       | 15.0 | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                | 3.0   |     | 4.0   |       | 6.0   |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                | 3.0   |     | 4.0   |       | 6.0   |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (2)            | 3.0   |     | 4.0   |       | 6.0   |      | ns   |
| t <sub>ODH</sub>  | Output data hold time after clock        | C1 = 35 pF (3) | 1.0   |     | 1.0   |       | 1.0   |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock period              |                |       | 8.0 |       | 10.0  |       | 13.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (4)            | 125.0 |     | 100.0 |       | 76.9  |      | MHz  |
| t <sub>ACNT</sub> | Minimum array clock period               |                |       | 8.0 |       | 10.0  |       | 13.0 | ns   |
| f <sub>acnt</sub> | Maximum internal array clock frequency   | (4)            | 125.0 |     | 100.0 |       | 76.9  |      | MHz  |
| f <sub>MAX</sub>  | Maximum clock frequency                  | (5)            | 166.7 |     | 125.0 |       | 100.0 |      | MHz  |

\_\_\_\_\_

| Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2) Note (1) |                                |                |             |     |     |     |     |      |    |  |  |
|--|--------------------------------|----------------|-------------|-----|-----|-----|-----|------|----|--|--|
| Symbol   | Parameter                      | Conditions     | Speed Grade |     |     |     |     |      |    |  |  |
|  |                                |                | -7          |     | -10 |     | -15 |      |    |  |  |
|  |                                |                | Min         | Max | Min | Max | Min | Max  |    |  |  |
| t <sub>IN</sub>  | Input pad and buffer delay     |                |             | 0.3 |     | 0.5 |     | 2.0  | ns |  |  |
| t <sub>IO</sub>  | I/O input pad and buffer delay |                |             | 0.3 |     | 0.5 |     | 2.0  | ns |  |  |
| t <sub>FIN</sub>   | Fast input delay               |                |             | 3.2 |     | 1.0 |     | 2.0  | ns |  |  |
| t <sub>SEXP</sub>  | Shared expander delay          |                |             | 4.2 |     | 5.0 |     | 8.0  | ns |  |  |
| t <sub>PEXP</sub>  | Parallel expander delay        |                |             | 1.2 |     | 0.8 |     | 1.0  | ns |  |  |
| t <sub>LAD</sub>   | Logic array delay              |                |             | 3.1 |     | 5.0 |     | 6.0  | ns |  |  |
| t <sub>LAC</sub>   | Logic control array delay      |                |             | 3.1 |     | 5.0 |     | 6.0  | ns |  |  |
| t <sub>IOE</sub>   | Internal output enable delay   |                |             | 0.9 |     | 2.0 |     | 3.0  | ns |  |  |
| t <sub>OD1</sub>   | Output buffer and pad delay    | C1 = 35 pF     |             | 0.5 |     | 1.5 |     | 4.0  | ns |  |  |
| t <sub>OD2</sub>   | Output buffer and pad delay    | C1 = 35 pF (6) |             | 1.0 |     | 2.0 |     | 5.0  | ns |  |  |
| t <sub>OD3</sub>   | Output buffer and pad delay    | C1 = 35 pF     |             | 5.5 |     | 5.5 |     | 7.0  | ns |  |  |
| t <sub>ZX1</sub>   | Output buffer enable delay     | C1 = 35 pF     |             | 4.0 |     | 5.0 |     | 6.0  | ns |  |  |
| t <sub>ZX2</sub>   | Output buffer enable delay     | C1 = 35 pF (6) |             | 4.5 |     | 5.5 |     | 7.0  | ns |  |  |
| t <sub>ZX3</sub>   | Output buffer enable delay     | C1 = 35 pF     |             | 9.0 |     | 9.0 |     | 10.0 | ns |  |  |
| t <sub>XZ</sub>  | Output buffer disable delay    | C1 = 5 pF      |             | 4.0 |     | 5.0 |     | 6.0  | ns |  |  |
| t <sub>SU</sub>  | Register setup time            |                | 1.1         |     | 2.0 |     | 4.0 |      | ns |  |  |


| Symbol            | Parameter                                   | Conditions     | Speed Grade |     |       |      |       |      |     |  |
|-------------------|---|----------------|-------------|-----|-------|------|-------|------|-----|--|
|                   |   |                | -7          |     | -10   |      | -15   |      |     |  |
|                   |   |                | Min         | Max | Min   | Max  | Min   | Max  |     |  |
| t <sub>PD1</sub>  | Input to non-registered output              | C1 = 35 pF     |             | 7.5 |       | 10.0 |       | 15.0 | ns  |  |
| t <sub>PD2</sub>  | I/O input to non-registered<br>output       | C1 = 35 pF     |             | 7.5 |       | 10.0 |       | 15.0 | ns  |  |
| t <sub>SU</sub>   | Global clock setup time                     |                | 3.9         |     | 7.0   |      | 11.0  |      | ns  |  |
| t <sub>H</sub>    | Global clock hold time                      |                | 0.0         |     | 0.0   |      | 0.0   |      | ns  |  |
| t <sub>FSU</sub>  | Global clock setup time of fast input       |                | 3.0         |     | 3.0   |      | 3.0   |      | ns  |  |
| t <sub>FH</sub>   | Global clock hold time of fast input        |                | 0.0         |     | 0.5   |      | 0.0   |      | ns  |  |
| t <sub>CO1</sub>  | Global clock to output delay                | C1 = 35 pF     |             | 4.7 |       | 5.0  |       | 8.0  | ns  |  |
| t <sub>CH</sub>   | Global clock high time                      |                | 3.0         |     | 4.0   |      | 5.0   |      | ns  |  |
| t <sub>CL</sub>   | Global clock low time                       |                | 3.0         |     | 4.0   |      | 5.0   |      | ns  |  |
| t <sub>ASU</sub>  | Array clock setup time                      |                | 0.8         |     | 2.0   |      | 4.0   |      | ns  |  |
| t <sub>AH</sub>   | Array clock hold time                       |                | 1.9         |     | 3.0   |      | 4.0   |      | ns  |  |
| t <sub>ACO1</sub> | Array clock to output delay                 | C1 = 35 pF     |             | 7.8 |       | 10.0 |       | 15.0 | ns  |  |
| t <sub>ACH</sub>  | Array clock high time                       |                | 3.0         |     | 4.0   |      | 6.0   |      | ns  |  |
| t <sub>ACL</sub>  | Array clock low time                        |                | 3.0         |     | 4.0   |      | 6.0   |      | ns  |  |
| t <sub>CPPW</sub> | Minimum pulse width for clear<br>and preset | (2)            | 3.0         |     | 4.0   |      | 6.0   |      | ns  |  |
| t <sub>ODH</sub>  | Output data hold time after<br>clock        | C1 = 35 pF (3) | 1.0         |     | 1.0   |      | 1.0   |      | ns  |  |
| t <sub>CNT</sub>  | Minimum global clock period                 |                |             | 7.8 |       | 10.0 |       | 13.0 | ns  |  |
| fcnt              | Maximum internal global clock frequency     | (4)            | 128.2       |     | 100.0 |      | 76.9  |      | MHz |  |
| t <sub>ACNT</sub> | Minimum array clock period                  |                |             | 7.8 |       | 10.0 |       | 13.0 | ns  |  |
| f <sub>acnt</sub> | Maximum internal array clock frequency      | (4)            | 128.2       |     | 100.0 |      | 76.9  |      | MHz |  |
| f <sub>MAX</sub>  | Maximum clock frequency                     | (5)            | 166.7       |     | 125.0 |      | 100.0 |      | MHz |  |

#### Tables 37 and 38 show the EPM7256S AC operating conditions.

| Symbol            | Parameter                         | Conditions     | Speed Grade |      |     |      |     |      |    |  |
|-------------------|-----------------------------------|----------------|-------------|------|-----|------|-----|------|----|--|
|                   |                                   |                | -           | 7    | -1  | 10   | -15 |      | -  |  |
|                   |                                   |                | Min         | Max  | Min | Max  | Min | Max  |    |  |
| t <sub>IN</sub>   | Input pad and buffer delay        |                |             | 0.3  |     | 0.5  |     | 2.0  | ns |  |
| t <sub>IO</sub>   | I/O input pad and buffer delay    |                |             | 0.3  |     | 0.5  |     | 2.0  | ns |  |
| t <sub>FIN</sub>  | Fast input delay                  |                |             | 3.4  |     | 1.0  |     | 2.0  | ns |  |
| t <sub>SEXP</sub> | Shared expander delay             |                |             | 3.9  |     | 5.0  |     | 8.0  | ns |  |
| t <sub>PEXP</sub> | Parallel expander delay           |                |             | 1.1  |     | 0.8  |     | 1.0  | ns |  |
| t <sub>LAD</sub>  | Logic array delay                 |                |             | 2.6  |     | 5.0  |     | 6.0  | ns |  |
| t <sub>LAC</sub>  | Logic control array delay         |                |             | 2.6  |     | 5.0  |     | 6.0  | ns |  |
| t <sub>IOE</sub>  | Internal output enable delay      |                |             | 0.8  |     | 2.0  |     | 3.0  | ns |  |
| t <sub>OD1</sub>  | Output buffer and pad delay       | C1 = 35 pF     |             | 0.5  |     | 1.5  |     | 4.0  | ns |  |
| t <sub>OD2</sub>  | Output buffer and pad delay       | C1 = 35 pF (6) |             | 1.0  |     | 2.0  |     | 5.0  | ns |  |
| t <sub>OD3</sub>  | Output buffer and pad delay       | C1 = 35 pF     |             | 5.5  |     | 5.5  |     | 8.0  | ns |  |
| t <sub>ZX1</sub>  | Output buffer enable delay        | C1 = 35 pF     |             | 4.0  |     | 5.0  |     | 6.0  | ns |  |
| t <sub>ZX2</sub>  | Output buffer enable delay        | C1 = 35 pF (6) |             | 4.5  |     | 5.5  |     | 7.0  | ns |  |
| t <sub>ZX3</sub>  | Output buffer enable delay        | C1 = 35 pF     |             | 9.0  |     | 9.0  |     | 10.0 | ns |  |
| t <sub>XZ</sub>   | Output buffer disable delay       | C1 = 5 pF      |             | 4.0  |     | 5.0  |     | 6.0  | ns |  |
| t <sub>SU</sub>   | Register setup time               |                | 1.1         |      | 2.0 |      | 4.0 |      | ns |  |
| t <sub>H</sub>    | Register hold time                |                | 1.6         |      | 3.0 |      | 4.0 |      | ns |  |
| t <sub>FSU</sub>  | Register setup time of fast input |                | 2.4         |      | 3.0 |      | 2.0 |      | ns |  |
| t <sub>FH</sub>   | Register hold time of fast input  |                | 0.6         |      | 0.5 |      | 1.0 |      | ns |  |
| t <sub>RD</sub>   | Register delay                    |                |             | 1.1  |     | 2.0  |     | 1.0  | ns |  |
| t <sub>COMB</sub> | Combinatorial delay               |                |             | 1.1  |     | 2.0  |     | 1.0  | ns |  |
| t <sub>IC</sub>   | Array clock delay                 |                |             | 2.9  |     | 5.0  |     | 6.0  | ns |  |
| t <sub>EN</sub>   | Register enable time              |                |             | 2.6  |     | 5.0  |     | 6.0  | ns |  |
| t <sub>GLOB</sub> | Global control delay              |                |             | 2.8  |     | 1.0  |     | 1.0  | ns |  |
| t <sub>PRE</sub>  | Register preset time              |                |             | 2.7  |     | 3.0  |     | 4.0  | ns |  |
| t <sub>CLR</sub>  | Register clear time               |                |             | 2.7  |     | 3.0  |     | 4.0  | ns |  |
| t <sub>PIA</sub>  | PIA delay                         | (7)            |             | 3.0  |     | 1.0  |     | 2.0  | ns |  |
| t <sub>LPA</sub>  | Low-power adder                   | (8)            |             | 10.0 |     | 11.0 |     | 13.0 | ns |  |

Figure 14 shows typical supply current versus frequency for MAX 7000 devices.





EPM7096

