

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Active
Programmable Type	EE PLD
Delay Time tpd(1) Max	20 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	12
Number of Macrocells	192
Number of Gates	3750
Number of I/O	124
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7192eqc160-20

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	 Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest Programming support Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices
General Description	The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) <i>PCI Local Bus Specification, Revision 2.2.</i> See Table 3 for available speed grades.

Device	Speed Grade												
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20			
EPM7032		>	~		>		>	~	 				
EPM7032S	\checkmark	\checkmark	~		 Image: A start of the start of								
EPM7064		>	~		>		>	~					
EPM7064S	\checkmark	\checkmark	~		 Image: A start of the start of								
EPM7096			\checkmark		\checkmark		>	\checkmark					
EPM7128E			~	\checkmark	 Image: A start of the start of		>	~		~			
EPM7128S		\checkmark	~		 Image: A start of the start of			~					
EPM7160E				~	~		\checkmark	~		\checkmark			
EPM7160S		\checkmark	~		 Image: A start of the start of			~					
EPM7192E						~	>	~		>			
EPM7192S			~	1	~	Ī		~					
EPM7256E						~	>	~		>			
EPM7256S			\checkmark		\checkmark			\checkmark					

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices.




Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram

Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.




Figure 2. MAX 7000E & MAX 7000S Device Block Diagram

Logic Array Blocks

The MAX 7000 device architecture is based on the linking of highperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells. Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.


All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

Expander Product Terms


Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Figure 8. I/O Control Block of MAX 7000 Devices

EPM7032, EPM7064 & EPM7096 Devices







Note:

(1) The open-drain output option is available only in MAX 7000S devices.

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-S	Scan Register Length
Device	Boundary-Scan Register Length
EPM7032S	1 (1)
EPM7064S	1 (1)
EPM7128S	288
EPM7160S	312
EPM7192S	360
EPM7256S	480

Note:

 This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32	Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)												
Device IDCODE (32 Bits)													
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)									
EPM7032S	0000	0111 0000 0011 0010	00001101110	1									
EPM7064S	0000	0111 0000 0110 0100	00001101110	1									
EPM7128S	0000	0111 0001 0010 1000	00001101110	1									
EPM7160S	0000	0111 0001 0110 0000	00001101110	1									
EPM7192S	0000	0111 0001 1001 0010	00001101110	1									
EPM7256S	0000	0111 0010 0101 0110	00001101110	1									

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Operating Conditions

Tables 13 through 18 provide information about absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V MAX 7000 devices.

Table 13. MAX 7000 5.0-V Device Absolute Maximum Ratings Note (1)

Symbol	Parameter	Conditions	Min	Max	Unit					
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V					
VI	DC input voltage		-2.0	7.0	V					
I _{OUT}	DC output current, per pin		-25	25	mA					
T _{STG}	Storage temperature	No bias	-65	150	°C					
T _{AMB}	Ambient temperature	Under bias	-65	135	°C					
TJ	Junction temperature	Ceramic packages, under bias		150	°C					
		PQFP and RQFP packages, under bias		135	°C					

Table 1	4. MAX 7000 5.0-V Device Reco	ommended Operating Conditions			
Symbol	Parameter	Conditions	Min	Мах	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4), (5)	4.75 (4.50)	5.25 (5.50)	V
V _{CCIO}	Supply voltage for output drivers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output drivers, 3.3-V operation	(3), (4), (6)	3.00 (3.00)	3.60 (3.60)	V
V _{CCISP}	Supply voltage during ISP	(7)	4.75	5.25	V
VI	Input voltage		-0.5 (8)	V _{CCINT} + 0.5	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
TJ	Junction temperature	For commercial use	0	90	°C
		For industrial use	-40	105	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The f_{MAX} values represent the highest frequency for pipelined data.
- (7) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 27 and 28 show the EPM7032S AC operating conditions.

Symbol	Parameter	Conditions	Speed Grade									
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{PD1}	Input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns	
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns	
t _{SU}	Global clock setup time		2.9		4.0		5.0		7.0		ns	
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns	
t _{FSU}	Global clock setup time of fast input		2.5		2.5		2.5		3.0		ns	
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		0.5		ns	
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.2		3.5		4.3		5.0	ns	
t _{CH}	Global clock high time		2.0		2.5		3.0		4.0		ns	
t _{CL}	Global clock low time		2.0		2.5		3.0		4.0		ns	
t _{ASU}	Array clock setup time		0.7		0.9		1.1		2.0		ns	
t _{AH}	Array clock hold time		1.8		2.1		2.7		3.0		ns	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.6		8.2		10.0	ns	
t _{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns	
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns	
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns	
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns	
t _{CNT}	Minimum global clock period			5.7		7.0		8.6		10.0	ns	
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		142.9		116.3		100.0		MHz	
t _{ACNT}	Minimum array clock period			5.7		7.0		8.6		10.0	ns	

Table 2	9. EPM7064S External Timi	ing Parameters	(Part 2	2 of 2)	No	te (1)					
Symbol	Parameter	Conditions	Speed Grade								
			-	-5		-6		7	-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.7		7.5		10.0	ns
t _{ACH}	Array clock high time		2.5		2.5		3.0		4.0		ns
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			5.7		7.1		8.0		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
t _{ACNT}	Minimum array clock period			5.7		7.1		8.0		10.0	ns
f _{acnt}	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Г

Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2) Note (1)

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	-5		-6		-7		-10	
			Min	Max	Min	Max	Min	Max	Min	Мах	
t _{IN}	Input pad and buffer delay			0.2		0.2		0.5		0.5	ns
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns
t _{FIN}	Fast input delay			2.2		2.6		1.0		1.0	ns
t _{SEXP}	Shared expander delay			3.1		3.8		4.0		5.0	ns
t _{PEXP}	Parallel expander delay			0.9		1.1		0.8		0.8	ns
t _{LAD}	Logic array delay			2.6		3.2		3.0		5.0	ns
t _{LAC}	Logic control array delay			2.5		3.2		3.0		5.0	ns
t _{IOE}	Internal output enable delay			0.7		0.8		2.0		2.0	ns
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		2.0		1.5	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		2.5		2.0	ns
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		7.0		5.5	ns
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t _{SU}	Register setup time		0.8		1.0		3.0		2.0		ns
t _H	Register hold time		1.7		2.0		2.0		3.0		ns

Table 3	4. EPM7160S Internal T	iming Parameters	s (Part)	2 of 2)	No	te (1)					
Symbol	Parameter	Conditions	Speed Grade								
			-	-6 -7 -10 -15						15	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{CLR}	Register clear time			2.4		3.0		3.0		4.0	ns
t _{PIA}	PIA delay	(7)		1.6		2.0		1.0		2.0	ns
t _{LPA}	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more (1)information on switching waveforms.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter (2)must be added to this minimum width if the clear or reset signal incorporates the t_{IAD} parameter into the signal path.

This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This (3) parameter applies for both global and array clocking.

These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB. (4)

- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use. (6)

For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, (7)these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.

(8)The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 35 and 36 show the EPM7192S AC operating conditions.

Table 3	35. EPM7192S External Tim	ing Parameters (P	art 1 of 2	?) No	ote (1)				
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	-7		10	-15		
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns
t _{SU}	Global clock setup time		4.1		7.0		11.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns
t _{CH}	Global clock high time		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time		1.0		2.0		4.0		ns

Symbol	Parameter	Conditions	Speed Grade							
			-7		-10		-15		1	
			Min	Мах	Min	Max	Min	Max		
t _{AH}	Array clock hold time		1.8		3.0		4.0		ns	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns	
t _{ACH}	Array clock high time		3.0		4.0		6.0		ns	
t _{ACL}	Array clock low time		3.0		4.0		6.0		ns	
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns	
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns	
t _{CNT}	Minimum global clock period			8.0		10.0		13.0	ns	
f _{CNT}	Maximum internal global clock frequency	(4)	125.0		100.0		76.9		MHz	
t _{ACNT}	Minimum array clock period			8.0		10.0		13.0	ns	
f _{acnt}	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz	
f _{MAX}	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz	

Table 3	Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2) Note (1)									
Symbol	Parameter	Conditions	Speed Grade							
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns	
t _{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
t _{FIN}	Fast input delay			3.2		1.0		2.0	ns	
t _{SEXP}	Shared expander delay			4.2		5.0		8.0	ns	
t _{PEXP}	Parallel expander delay			1.2		0.8		1.0	ns	
t _{LAD}	Logic array delay			3.1		5.0		6.0	ns	
t _{LAC}	Logic control array delay			3.1		5.0		6.0	ns	
t _{IOE}	Internal output enable delay			0.9		2.0		3.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		7.0	ns	
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
t _{SU}	Register setup time		1.1		2.0		4.0		ns	

Symbol	Parameter	Conditions		Speed Grade							
			-7		-10		-15				
			Min	Max	Min	Max	Min	Max			
t _{PD1}	Input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns		
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns		
t _{SU}	Global clock setup time		3.9		7.0		11.0		ns		
t _H	Global clock hold time		0.0		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns		
t _{CH}	Global clock high time		3.0		4.0		5.0		ns		
t _{CL}	Global clock low time		3.0		4.0		5.0		ns		
t _{ASU}	Array clock setup time		0.8		2.0		4.0		ns		
t _{AH}	Array clock hold time		1.9		3.0		4.0		ns		
t _{ACO1}	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns		
t _{ACH}	Array clock high time		3.0		4.0		6.0		ns		
t _{ACL}	Array clock low time		3.0		4.0		6.0		ns		
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns		
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns		
t _{CNT}	Minimum global clock period			7.8		10.0		13.0	ns		
fcnt	Maximum internal global clock frequency	(4)	128.2		100.0		76.9		MHz		
t _{ACNT}	Minimum array clock period			7.8		10.0		13.0	ns		
f _{acnt}	Maximum internal array clock frequency	(4)	128.2		100.0		76.9		MHz		
f _{MAX}	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz		

Tables 37 and 38 show the EPM7256S AC operating conditions.

Symbol	Parameter	Conditions	Speed Grade							
			-	7	-1	10	-15			
			Min	Max	Min	Max	Min	Max		
t _{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns	
t _{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
t _{FIN}	Fast input delay			3.4		1.0		2.0	ns	
t _{SEXP}	Shared expander delay			3.9		5.0		8.0	ns	
t _{PEXP}	Parallel expander delay			1.1		0.8		1.0	ns	
t _{LAD}	Logic array delay			2.6		5.0		6.0	ns	
t _{LAC}	Logic control array delay			2.6		5.0		6.0	ns	
t _{IOE}	Internal output enable delay			0.8		2.0		3.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns	
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
t _{SU}	Register setup time		1.1		2.0		4.0		ns	
t _H	Register hold time		1.6		3.0		4.0		ns	
t _{FSU}	Register setup time of fast input		2.4		3.0		2.0		ns	
t _{FH}	Register hold time of fast input		0.6		0.5		1.0		ns	
t _{RD}	Register delay			1.1		2.0		1.0	ns	
t _{COMB}	Combinatorial delay			1.1		2.0		1.0	ns	
t _{IC}	Array clock delay			2.9		5.0		6.0	ns	
t _{EN}	Register enable time			2.6		5.0		6.0	ns	
t _{GLOB}	Global control delay			2.8		1.0		1.0	ns	
t _{PRE}	Register preset time			2.7		3.0		4.0	ns	
t _{CLR}	Register clear time			2.7		3.0		4.0	ns	
t _{PIA}	PIA delay	(7)		3.0		1.0		2.0	ns	
t _{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns	

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} in MHz) for MAX 7000 devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCINT} value, which depends on the switching frequency and the application logic, is calculated with the following equation:

 $I_{CCINT} =$


 $A \times MC_{TON} + B \times (MC_{DEV} - MC_{TON}) + C \times MC_{USED} \times f_{MAX} \times tog_{LC}$

The parameters in this equation are shown below:


MC _{TON}	=	Number of macrocells with the Turbo Bit option turned on,
		as reported in the MAX+PLUS II Report File (.rpt)
MC _{DEV}	=	Number of macrocells in the device
MC _{USED}	=	Total number of macrocells in the design, as reported
		in the MAX+PLUS II Report File (.rpt)
f _{MAX}	=	Highest clock frequency to the device
togLC	=	Average ratio of logic cells toggling at each clock
		(typically 0.125)
A, B, C	=	Constants, shown in Table 39

Figure 14 shows typical supply current versus frequency for MAX 7000 devices.





EPM7096






Figure 14. I_{CC} vs. Frequency for MAX 7000 Devices (Part 2 of 2)




Figure 15. I_{CC} vs. Frequency for MAX 7000S Devices (Part 2 of 2)


Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.



Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

