



Welcome to [E-XFL.COM](#)

### Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

#### **Details**

Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	12 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	164
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	192-BPGA
Supplier Device Package	192-PGA (44.7x44.7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/epl7256egc192-12">https://www.e-xfl.com/product-detail/intel/epl7256egc192-12</a>

**Table 2. MAX 7000S Device Features**

Feature	EPM7032S	EPM7064S	EPM7128S	EPM7160S	EPM7192S	EPM7256S
Usable gates	600	1,250	2,500	3,200	3,750	5,000
Macrocells	32	64	128	160	192	256
Logic array blocks	2	4	8	10	12	16
Maximum user I/O pins	36	68	100	104	124	164
$t_{PD}$ (ns)	5	5	6	6	7.5	7.5
$t_{SU}$ (ns)	2.9	2.9	3.4	3.4	4.1	3.9
$t_{FSU}$ (ns)	2.5	2.5	2.5	2.5	3	3
$t_{CO1}$ (ns)	3.2	3.2	4	3.9	4.7	4.7
$f_{CNT}$ (MHz)	175.4	175.4	147.1	149.3	125.0	128.2

## ...and More Features

- Open-drain output option in MAX 7000S devices
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
- Programmable security bit for protection of proprietary designs
- 3.3-V or 5.0-V operation
  - MultiVolt™ I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages)
  - Pin compatible with low-voltage MAX 7000A and MAX 7000B devices
- Enhanced features available in MAX 7000E and MAX 7000S devices
  - Six pin- or logic-driven output enable signals
  - Two global clock signals with optional inversion
  - Enhanced interconnect resources for improved routability
  - Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
  - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See [Table 4](#).


Feature	EPM7032 EPM7064 EPM7096	All MAX 7000E Devices	All MAX 7000S Devices
ISP via JTAG interface			✓
JTAG BST circuitry			✓(1)
Open-drain output option			✓
Fast input registers		✓	✓
Six global output enables		✓	✓
Two global clocks		✓	✓
Slew-rate control		✓	✓
MultiVolt interface (2)	✓	✓	✓
Programmable register	✓	✓	✓
Parallel expanders	✓	✓	✓
Shared expanders	✓	✓	✓
Power-saving mode	✓	✓	✓
Security bit	✓	✓	✓
PCI-compliant devices available	✓	✓	✓

*Notes:*

- (1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.
- (2) The MultiVolt I/O interface is not available in 44-pin packages.

Figure 4 shows a MAX 7000E and MAX 7000S device macrocell.

**Figure 4. MAX 7000E & MAX 7000S Device Macrocell**



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells


The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

## Programmable Interconnect Array

Logic is routed between LABs via the programmable interconnect array (PIA). This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000 dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. [Figure 7](#) shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

**Figure 7. PIA Routing**



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA has a fixed delay. The PIA thus eliminates skew between signals and makes timing performance easy to predict.

## I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V<sub>CC</sub>. [Figure 8](#) shows the I/O control block for the MAX 7000 family. The I/O control block of EPM7032, EPM7064, and EPM7096 devices has two global output enable signals that are driven by two dedicated active-low output enable pins (OE1 and OE2). The I/O control block of MAX 7000E and MAX 7000S devices has six global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

The programming times described in Tables 6 through 8 are associated with the worst-case method using the enhanced ISP algorithm.

**Table 6. MAX 7000S  $t_{PPULSE}$  & Cycle<sub>TCK</sub> Values**

Device	Programming		Stand-Alone Verification	
	$t_{PPULSE}$ (s)	Cycle <sub>PTCK</sub>	$t_{VPULSE}$ (s)	Cycle <sub>VTCK</sub>
EPM7032S	4.02	342,000	0.03	200,000
EPM7064S	4.50	504,000	0.03	308,000
EPM7128S	5.11	832,000	0.03	528,000
EPM7160S	5.35	1,001,000	0.03	640,000
EPM7192S	5.71	1,192,000	0.03	764,000
EPM7256S	6.43	1,603,000	0.03	1,024,000

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

**Table 7. MAX 7000S In-System Programming Times for Different Test Clock Frequencies**

Device	$f_{TCK}$								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032S	4.06	4.09	4.19	4.36	4.71	5.73	7.44	10.86	s
EPM7064S	4.55	4.60	4.76	5.01	5.51	7.02	9.54	14.58	s
EPM7128S	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	s
EPM7160S	5.45	5.55	5.85	6.35	7.35	10.35	15.36	25.37	s
EPM7192S	5.83	5.95	6.30	6.90	8.09	11.67	17.63	29.55	s
EPM7256S	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	s

**Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies**

Device	$f_{TCK}$								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032S	0.05	0.07	0.13	0.23	0.43	1.03	2.03	4.03	s
EPM7064S	0.06	0.09	0.18	0.34	0.64	1.57	3.11	6.19	s
EPM7128S	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	s
EPM7160S	0.09	0.16	0.35	0.67	1.31	3.23	6.43	12.83	s
EPM7192S	0.11	0.18	0.41	0.79	1.56	3.85	7.67	15.31	s
EPM7256S	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	s

## Operating Conditions

Tables 13 through 18 provide information about absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V MAX 7000 devices.

**Table 13. MAX 7000 5.0-V Device Absolute Maximum Ratings Note (1)**


Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-2.0	7.0	V
V <sub>I</sub>	DC input voltage		-2.0	7.0	V
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C
T <sub>J</sub>	Junction temperature	Ceramic packages, under bias		150	°C
		PQFP and RQFP packages, under bias		135	°C

**Table 14. MAX 7000 5.0-V Device Recommended Operating Conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4), (5)	4.75 (4.50)	5.25 (5.50)	V
V <sub>CCIO</sub>	Supply voltage for output drivers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output drivers, 3.3-V operation	(3), (4), (6)	3.00 (3.00)	3.60 (3.60)	V
V <sub>CCISP</sub>	Supply voltage during ISP	(7)	4.75	5.25	V
V <sub>I</sub>	Input voltage		-0.5 (8)	V <sub>CCINT</sub> + 0.5	V
V <sub>O</sub>	Output voltage		0	V <sub>CCIO</sub>	V
T <sub>A</sub>	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
T <sub>J</sub>	Junction temperature	For commercial use	0	90	°C
		For industrial use	-40	105	°C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

**Figure 13. Switching Waveforms**

$t_R$  &  $t_F < 3$  ns.  
 Inputs are driven at 3 V  
 for a logic high and 0 V  
 for a logic low. All timing  
 characteristics are  
 measured at 1.5 V.



**Table 20. MAX 7000 & MAX 7000E Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade -6		Speed Grade -7		Unit
			Min	Max	Min	Max	
$t_{IN}$	Input pad and buffer delay			0.4		0.5	ns
$t_{IO}$	I/O input pad and buffer delay			0.4		0.5	ns
$t_{FIN}$	Fast input delay	(2)		0.8		1.0	ns
$t_{SEXP}$	Shared expander delay			3.5		4.0	ns
$t_{PEXP}$	Parallel expander delay			0.8		0.8	ns
$t_{LAD}$	Logic array delay			2.0		3.0	ns
$t_{LAC}$	Logic control array delay			2.0		3.0	ns
$t_{IOE}$	Internal output enable delay	(2)				2.0	ns
$t_{OD1}$	Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 5.0$ V	C1 = 35 pF		2.0		2.0	ns
$t_{OD2}$	Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		2.5		2.5	ns
$t_{OD3}$	Output buffer and pad delay Slow slew rate = on, $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		7.0		7.0	ns
$t_{ZX1}$	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 5.0$ V	C1 = 35 pF		4.0		4.0	ns
$t_{ZX2}$	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		4.5		4.5	ns
$t_{ZX3}$	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0	ns
$t_{SU}$	Register setup time		3.0		3.0		ns
$t_H$	Register hold time		1.5		2.0		ns
$t_{FSU}$	Register setup time of fast input	(2)	2.5		3.0		ns
$t_{FH}$	Register hold time of fast input	(2)	0.5		0.5		ns
$t_{RD}$	Register delay			0.8		1.0	ns
$t_{COMB}$	Combinatorial delay			0.8		1.0	ns
$t_{IC}$	Array clock delay			2.5		3.0	ns
$t_{EN}$	Register enable time			2.0		3.0	ns
$t_{GLOB}$	Global control delay			0.8		1.0	ns
$t_{PRE}$	Register preset time			2.0		2.0	ns
$t_{CLR}$	Register clear time			2.0		2.0	ns
$t_{PIA}$	PIA delay			0.8		1.0	ns
$t_{LPA}$	Low-power adder	(8)		10.0		10.0	ns

**Table 21. MAX 7000 & MAX 7000E External Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-10P)		MAX 7000 (-10) MAX 7000E (-10)			
			Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{PD2}$	I/O input to non-registered output	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{SU}$	Global clock setup time		7.0		8.0		ns	
$t_H$	Global clock hold time		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input	(2)	3.0		3.0		ns	
$t_{FH}$	Global clock hold time of fast input	(2)	0.5		0.5		ns	
$t_{CO1}$	Global clock to output delay	$C_1 = 35 \text{ pF}$		5.0		5	ns	
$t_{CH}$	Global clock high time		4.0		4.0		ns	
$t_{CL}$	Global clock low time		4.0		4.0		ns	
$t_{ASU}$	Array clock setup time		2.0		3.0		ns	
$t_{AH}$	Array clock hold time		3.0		3.0		ns	
$t_{ACO1}$	Array clock to output delay	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{ACH}$	Array clock high time		4.0		4.0		ns	
$t_{ACL}$	Array clock low time		4.0		4.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns	
$t_{ODH}$	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (4)	1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			10.0		10.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(5)	100.0		100.0		MHz	
$t_{ACNT}$	Minimum array clock period			10.0		10.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(5)	100.0		100.0		MHz	
$f_{MAX}$	Maximum clock frequency	(6)	125.0		125.0		MHz	

**Table 24. MAX 7000 & MAX 7000E Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-12P)		MAX 7000 (-12) MAX 7000E (-12)			
			Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			1.0		2.0	ns	
$t_{IO}$	I/O input pad and buffer delay			1.0		2.0	ns	
$t_{FIN}$	Fast input delay	(2)		1.0		1.0	ns	
$t_{SEXP}$	Shared expander delay			7.0		7.0	ns	
$t_{PEXP}$	Parallel expander delay			1.0		1.0	ns	
$t_{LAD}$	Logic array delay			7.0		5.0	ns	
$t_{LAC}$	Logic control array delay			5.0		5.0	ns	
$t_{IOE}$	Internal output enable delay	(2)		2.0		2.0	ns	
$t_{OD1}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		1.0		3.0	ns	
$t_{OD2}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		2.0		4.0	ns	
$t_{OD3}$	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		5.0		7.0	ns	
$t_{ZX1}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		6.0		6.0	ns	
$t_{ZX2}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		7.0		7.0	ns	
$t_{ZX3}$	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		10.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		6.0		6.0	ns	
$t_{SU}$	Register setup time		1.0		4.0		ns	
$t_H$	Register hold time		6.0		4.0		ns	
$t_{FSU}$	Register setup time of fast input	(2)	4.0		2.0		ns	
$t_{FH}$	Register hold time of fast input	(2)	0.0		2.0		ns	
$t_{RD}$	Register delay			2.0		1.0	ns	
$t_{COMB}$	Combinatorial delay			2.0		1.0	ns	
$t_{IC}$	Array clock delay			5.0		5.0	ns	
$t_{EN}$	Register enable time			7.0		5.0	ns	
$t_{GLOB}$	Global control delay			2.0		0.0	ns	
$t_{PRE}$	Register preset time			4.0		3.0	ns	
$t_{CLR}$	Register clear time			4.0		3.0	ns	
$t_{PIA}$	PIA delay			1.0		1.0	ns	
$t_{LPA}$	Low-power adder	(8)		12.0		12.0	ns	

**Table 26. MAX 7000 & MAX 7000E Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-15		-15T		-20			
			Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			2.0		2.0		3.0	ns	
$t_{IO}$	I/O input pad and buffer delay			2.0		2.0		3.0	ns	
$t_{FIN}$	Fast input delay	(2)		2.0		—		4.0	ns	
$t_{SEXP}$	Shared expander delay			8.0		10.0		9.0	ns	
$t_{PEXP}$	Parallel expander delay			1.0		1.0		2.0	ns	
$t_{LAD}$	Logic array delay			6.0		6.0		8.0	ns	
$t_{LAC}$	Logic control array delay			6.0		6.0		8.0	ns	
$t_{IOE}$	Internal output enable delay	(2)		3.0		—		4.0	ns	
$t_{OD1}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	$C_1 = 35\text{ pF}$		4.0		4.0		5.0	ns	
$t_{OD2}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	$C_1 = 35\text{ pF}$ (7)		5.0		—		6.0	ns	
$t_{OD3}$	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V}$ or $3.3\text{ V}$	$C_1 = 35\text{ pF}$ (2)		8.0		—		9.0	ns	
$t_{ZX1}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	$C_1 = 35\text{ pF}$		6.0		6.0		10.0	ns	
$t_{ZX2}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	$C_1 = 35\text{ pF}$ (7)		7.0		—		11.0	ns	
$t_{ZX3}$	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V}$ or $3.3\text{ V}$	$C_1 = 35\text{ pF}$ (2)		10.0		—		14.0	ns	
$t_{XZ}$	Output buffer disable delay	$C_1 = 5\text{ pF}$		6.0		6.0		10.0	ns	
$t_{SU}$	Register setup time		4.0		4.0		4.0		ns	
$t_H$	Register hold time		4.0		4.0		5.0		ns	
$t_{FSU}$	Register setup time of fast input	(2)	2.0		—		4.0		ns	
$t_{FH}$	Register hold time of fast input	(2)	2.0		—		3.0		ns	
$t_{RD}$	Register delay			1.0		1.0		1.0	ns	
$t_{COMB}$	Combinatorial delay			1.0		1.0		1.0	ns	
$t_{IC}$	Array clock delay			6.0		6.0		8.0	ns	
$t_{EN}$	Register enable time			6.0		6.0		8.0	ns	
$t_{GLOB}$	Global control delay			1.0		1.0		3.0	ns	
$t_{PRE}$	Register preset time			4.0		4.0		4.0	ns	
$t_{CLR}$	Register clear time			4.0		4.0		4.0	ns	
$t_{PIA}$	PIA delay			2.0		2.0		3.0	ns	
$t_{LPA}$	Low-power adder	(8)		13.0		15.0		15.0	ns	

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (7) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

[Tables 27](#) and [28](#) show the EPM7032S AC operating conditions.

<b>Table 27. EPM7032S External Timing Parameters (Part 1 of 2)</b> <span style="color: green;">Note (1)</span>										
<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Speed Grade</b>						<b>Unit</b>	
			<b>-5</b>		<b>-6</b>		<b>-7</b>			
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>		
$t_{PD1}$	Input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0 ns
$t_{PD2}$	I/O input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0 ns
$t_{SU}$	Global clock setup time		2.9		4.0		5.0		7.0	
$t_H$	Global clock hold time		0.0		0.0		0.0		0.0	
$t_{FSU}$	Global clock setup time of fast input		2.5		2.5		2.5		3.0	
$t_{FH}$	Global clock hold time of fast input		0.0		0.0		0.0		0.5	
$t_{CO1}$	Global clock to output delay	$C1 = 35 \text{ pF}$		3.2		3.5		4.3		5.0 ns
$t_{CH}$	Global clock high time		2.0		2.5		3.0		4.0	
$t_{CL}$	Global clock low time		2.0		2.5		3.0		4.0	
$t_{ASU}$	Array clock setup time		0.7		0.9		1.1		2.0	
$t_{AH}$	Array clock hold time		1.8		2.1		2.7		3.0	
$t_{ACO1}$	Array clock to output delay	$C1 = 35 \text{ pF}$		5.4		6.6		8.2		10.0 ns
$t_{ACH}$	Array clock high time		2.5		2.5		3.0		4.0	
$t_{ACL}$	Array clock low time		2.5		2.5		3.0		4.0	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0	
$t_{ODH}$	Output data hold time after clock	$C1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		1.0	
$t_{CNT}$	Minimum global clock period			5.7		7.0		8.6		10.0 ns
$f_{CNT}$	Maximum internal global clock frequency	(4)	175.4		142.9		116.3		100.0	MHz
$t_{ACNT}$	Minimum array clock period			5.7		7.0		8.6		10.0 ns

**Table 28. EPM7032S Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{PIA}$	PIA delay	(7)		1.1		1.1		1.4		1.0	ns	
$t_{LPA}$	Low-power adder	(8)		12.0		10.0		10.0		11.0	ns	

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

[Tables 29](#) and [30](#) show the EPM7064S AC operating conditions.

**Table 29. EPM7064S External Timing Parameters (Part 1 of 2)** Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0	ns	
$t_{PD2}$	I/O input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0	ns	
$t_{SU}$	Global clock setup time		2.9		3.6		6.0		7.0		ns	
$t_H$	Global clock hold time		0.0		0.0		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns	
$t_{FH}$	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns	
$t_{CO1}$	Global clock to output delay	$C1 = 35 \text{ pF}$		3.2		4.0		4.5		5.0	ns	
$t_{CH}$	Global clock high time		2.0		2.5		3.0		4.0		ns	
$t_{CL}$	Global clock low time		2.0		2.5		3.0		4.0		ns	
$t_{ASU}$	Array clock setup time		0.7		0.9		3.0		2.0		ns	
$t_{AH}$	Array clock hold time		1.8		2.1		2.0		3.0		ns	

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

[Tables 33](#) and [34](#) show the EPM7160S AC operating conditions.

**Table 33. EPM7160S External Timing Parameters (Part 1 of 2)** [Note \(1\)](#)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	$C1 = 35 \text{ pF}$		6.0		7.5		10.0		15.0	ns	
$t_{PD2}$	I/O input to non-registered output	$C1 = 35 \text{ pF}$		6.0		7.5		10.0		15.0	ns	
$t_{SU}$	Global clock setup time		3.4		4.2		7.0		11.0		ns	
$t_H$	Global clock hold time		0.0		0.0		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns	
$t_{FH}$	Global clock hold time of fast input		0.0		0.0		0.5		0.0		ns	
$t_{CO1}$	Global clock to output delay	$C1 = 35 \text{ pF}$		3.9		4.8		5		8	ns	
$t_{CH}$	Global clock high time		3.0		3.0		4.0		5.0		ns	
$t_{CL}$	Global clock low time		3.0		3.0		4.0		5.0		ns	
$t_{ASU}$	Array clock setup time		0.9		1.1		2.0		4.0		ns	
$t_{AH}$	Array clock hold time		1.7		2.1		3.0		4.0		ns	
$t_{ACO1}$	Array clock to output delay	$C1 = 35 \text{ pF}$		6.4		7.9		10.0		15.0	ns	
$t_{ACH}$	Array clock high time		3.0		3.0		4.0		6.0		ns	
$t_{ACL}$	Array clock low time		3.0		3.0		4.0		6.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)	2.5		3.0		4.0		6.0		ns	
$t_{ODH}$	Output data hold time after clock	$C1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			6.7		8.2		10.0		13.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(4)	149.3		122.0		100.0		76.9		MHz	

**Table 33. EPM7160S External Timing Parameters (Part 2 of 2) Note (1)**

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{ACNT}$	Minimum array clock period			6.7		8.2		10.0		13.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(4)	149.3		122.0		100.0		76.9		MHz	
$f_{MAX}$	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz	

**Table 34. EPM7160S Internal Timing Parameters (Part 1 of 2) Note (1)**

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-6		-7		-10		-15			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			0.2		0.3		0.5		2.0	ns	
$t_{IO}$	I/O input pad and buffer delay			0.2		0.3		0.5		2.0	ns	
$t_{FIN}$	Fast input delay			2.6		3.2		1.0		2.0	ns	
$t_{SEXP}$	Shared expander delay			3.6		4.3		5.0		8.0	ns	
$t_{PEXP}$	Parallel expander delay			1.0		1.3		0.8		1.0	ns	
$t_{LAD}$	Logic array delay			2.8		3.4		5.0		6.0	ns	
$t_{LAC}$	Logic control array delay			2.8		3.4		5.0		6.0	ns	
$t_{IOE}$	Internal output enable delay			0.7		0.9		2.0		3.0	ns	
$t_{OD1}$	Output buffer and pad delay	C1 = 35 pF		0.4		0.5		1.5		4.0	ns	
$t_{OD2}$	Output buffer and pad delay	C1 = 35 pF (6)		0.9		1.0		2.0		5.0	ns	
$t_{OD3}$	Output buffer and pad delay	C1 = 35 pF		5.4		5.5		5.5		8.0	ns	
$t_{ZX1}$	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns	
$t_{ZX2}$	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns	
$t_{ZX3}$	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns	
$t_{SU}$	Register setup time		1.0		1.2		2.0		4.0		ns	
$t_H$	Register hold time		1.6		2.0		3.0		4.0		ns	
$t_{FSU}$	Register setup time of fast input		1.9		2.2		3.0		2.0		ns	
$t_{FH}$	Register hold time of fast input		0.6		0.8		0.5		1.0		ns	
$t_{RD}$	Register delay			1.3		1.6		2.0		1.0	ns	
$t_{COMB}$	Combinatorial delay			1.0		1.3		2.0		1.0	ns	
$t_{IC}$	Array clock delay			2.9		3.5		5.0		6.0	ns	
$t_{EN}$	Register enable time			2.8		3.4		5.0		6.0	ns	
$t_{GLOB}$	Global control delay			2.0		2.4		1.0		1.0	ns	
$t_{PRE}$	Register preset time			2.4		3.0		3.0		4.0	ns	

**Table 35. EPM7192S External Timing Parameters (Part 2 of 2)** Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
$t_{AH}$	Array clock hold time		1.8		3.0		4.0		ns	
$t_{ACO1}$	Array clock to output delay	$C1 = 35 \text{ pF}$		7.8		10.0		15.0	ns	
$t_{ACH}$	Array clock high time		3.0		4.0		6.0		ns	
$t_{ACL}$	Array clock low time		3.0		4.0		6.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns	
$t_{ODH}$	Output data hold time after clock	$C1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			8.0		10.0		13.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(4)	125.0		100.0		76.9		MHz	
$t_{ACNT}$	Minimum array clock period			8.0		10.0		13.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz	
$f_{MAX}$	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz	

**Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2)** Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			0.3		0.5		2.0	ns	
$t_{IO}$	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
$t_{FIN}$	Fast input delay			3.2		1.0		2.0	ns	
$t_{SEXP}$	Shared expander delay			4.2		5.0		8.0	ns	
$t_{PEXP}$	Parallel expander delay			1.2		0.8		1.0	ns	
$t_{LAD}$	Logic array delay			3.1		5.0		6.0	ns	
$t_{LAC}$	Logic control array delay			3.1		5.0		6.0	ns	
$t_{IOE}$	Internal output enable delay			0.9		2.0		3.0	ns	
$t_{OD1}$	Output buffer and pad delay	$C1 = 35 \text{ pF}$		0.5		1.5		4.0	ns	
$t_{OD2}$	Output buffer and pad delay	$C1 = 35 \text{ pF}$ (6)		1.0		2.0		5.0	ns	
$t_{OD3}$	Output buffer and pad delay	$C1 = 35 \text{ pF}$		5.5		5.5		7.0	ns	
$t_{ZX1}$	Output buffer enable delay	$C1 = 35 \text{ pF}$		4.0		5.0		6.0	ns	
$t_{ZX2}$	Output buffer enable delay	$C1 = 35 \text{ pF}$ (6)		4.5		5.5		7.0	ns	
$t_{ZX3}$	Output buffer enable delay	$C1 = 35 \text{ pF}$		9.0		9.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	$C1 = 5 \text{ pF}$		4.0		5.0		6.0	ns	
$t_{SU}$	Register setup time		1.1		2.0		4.0		ns	

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3\text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

## Power Consumption

Supply power (P) versus frequency ( $f_{MAX}$  in MHz) for MAX 7000 devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The  $P_{IO}$  value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in [Application Note 74 \(Evaluating Power for Altera Devices\)](#).

The  $I_{CCINT}$  value, which depends on the switching frequency and the application logic, is calculated with the following equation:

$$I_{CCINT} =$$

$$A \times MC_{TON} + B \times (MC_{DEV} - MC_{TON}) + C \times MC_{USED} \times f_{MAX} \times tog_{LC}$$


The parameters in this equation are shown below:

$MC_{TON}$	= Number of macrocells with the Turbo Bit option turned on, as reported in the MAX+PLUS II Report File (.rpt)
$MC_{DEV}$	= Number of macrocells in the device
$MC_{USED}$	= Total number of macrocells in the design, as reported in the MAX+PLUS II Report File (.rpt)
$f_{MAX}$	= Highest clock frequency to the device
$tog_{LC}$	= Average ratio of logic cells toggling at each clock (typically 0.125)
A, B, C	= Constants, shown in <a href="#">Table 39</a>

Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

### Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




#### Notes:


- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

**Figure 21. 192-Pin Package Pin-Out Diagram**

Package outline not drawn to scale.

**Figure 22. 208-Pin Package Pin-Out Diagram**

Package outline not drawn to scale.





*Notes:*