E·XFL

Intel - EPM7256EQC160-15 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	132
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7256eqc160-15

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Each LAB is fed by the following signals:

- **3**6 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times for MAX 7000E and MAX 7000S devices

Macrocells

The MAX 7000 macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. The macrocell of EPM7032, EPM7064, and EPM7096 devices is shown in Figure 3.

Figure 3. EPM7032, EPM7064 & EPM7096 Device Macrocell



Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.


All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

Expander Product Terms

Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed. The compiler can allocate up to three sets of up to five parallel expanders automatically to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.

Two groups of 8 macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lowernumbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 6 shows how parallel expanders can be borrowed from a neighboring macrocell.


Figure 6. Parallel Expanders



Unused product terms in a macrocell can be allocated to a neighboring macrocell.

Programmable Interconnect Array

Logic is routed between LABs via the programmable interconnect array (PIA). This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000 dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 7 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA has a fixed delay. The PIA thus eliminates skew between signals and makes timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 8 shows the I/O control block for the MAX 7000 family. The I/O control block of EPM7032, EPM7064, and EPM7096 devices has two global output enable signals that are driven by two dedicated active-low output enable pins (OE1 and OE2). The I/O control block of MAX 7000E and MAX 7000S devices has six global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k³4.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The Jam[™] Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 9. MAX 7000 J	TAG Instructions	5
JTAG Instruction	Devices	Description
SAMPLE/PRELOAD	EPM7128S	Allows a snapshot of signals at the device pins to be captured and
	EPM7160S	examined during normal device operation, and permits an initial data
	EPM7192S	pattern output at the device pins.
	EPM7256S	
EXTEST	EPM7128S	Allows the external circuitry and board-level interconnections to be
	EPM7160S	tested by forcing a test pattern at the output pins and capturing test
	EPM7192S	results at the input pins.
	EPM7256S	
BYPASS	EPM7032S	Places the 1-bit bypass register between the TDI and TDO pins, which
	EPM7064S	allows the BST data to pass synchronously through a selected device
	EPM7128S	to adjacent devices during normal device operation.
	EPM7160S	
	EPM7192S	
	EPM7256S	
IDCODE	EPM7032S	Selects the IDCODE register and places it between TDI and TDO,
	EPM7064S	allowing the IDCODE to be serially shifted out of TDO.
	EPM7128S	
	EPM7160S	
	EPM7192S	
	EPM7256S	
ISP Instructions	EPM7032S	These instructions are used when programming MAX 7000S devices
	EPM7064S	via the JTAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster
	EPM7128S	download cable, or using a Jam File (.jam), Jam Byte-Code file (.jbc),
	EPM7160S	or Serial Vector Format file (.svf) via an embedded processor or test
	EPM7192S	equipment.
	EPM7256S	

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-S	Scan Register Length
Device	Boundary-Scan Register Length
EPM7032S	1 (1)
EPM7064S	1 (1)
EPM7128S	288
EPM7160S	312
EPM7192S	360
EPM7256S	480

Note:

 This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32	Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)												
Device		IDCODE (32 B	lits)										
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)									
EPM7032S	0000	0111 0000 0011 0010	00001101110	1									
EPM7064S	0000	0111 0000 0110 0100	00001101110	1									
EPM7128S	0000	0111 0001 0010 1000	00001101110	1									
EPM7160S	0000	0111 0001 0110 0000	00001101110	1									
EPM7192S	0000	0111 0001 1001 0010	00001101110	1									
EPM7256S	0000	0111 0010 0101 0110	00001101110	1									

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Table 2	21. MAX 7000 & MAX 7000E Ext	ernal Timing Parame	eters Note	(1)					
Symbol	Parameter	Conditions	Speed Grade						
			MAX 700	0E (-10P)	MAX 70 Max 70				
			Min	Мах	Min	Max			
t _{PD1}	Input to non-registered output	C1 = 35 pF		10.0		10.0	ns		
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		10.0		10.0	ns		
t _{SU}	Global clock setup time		7.0		8.0		ns		
t _H	Global clock hold time		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF		5.0		5	ns		
t _{CH}	Global clock high time		4.0		4.0		ns		
t _{CL}	Global clock low time		4.0		4.0		ns		
t _{ASU}	Array clock setup time		2.0		3.0		ns		
t _{AH}	Array clock hold time		3.0		3.0		ns		
t _{ACO1}	Array clock to output delay	C1 = 35 pF		10.0		10.0	ns		
t _{ACH}	Array clock high time		4.0		4.0		ns		
t _{ACL}	Array clock low time		4.0		4.0		ns		
t _{CPPW}	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns		
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns		
t _{CNT}	Minimum global clock period			10.0		10.0	ns		
f _{CNT}	Maximum internal global clock frequency	(5)	100.0		100.0		MHz		
t _{ACNT}	Minimum array clock period			10.0		10.0	ns		
f _{acnt}	Maximum internal array clock frequency	(5)	100.0		100.0		MHz		
f _{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz		

Symbol	Parameter	Conditions		Speed	Grade		Unit
			MAX 700	0E (-10P)		00 (-10) Doe (-10)	
			Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.5		1.0	ns
t _{IO}	I/O input pad and buffer delay			0.5		1.0	ns
t _{FIN}	Fast input delay	(2)		1.0		1.0	ns
t _{SEXP}	Shared expander delay			5.0		5.0	ns
t _{PEXP}	Parallel expander delay			0.8		0.8	ns
t _{LAD}	Logic array delay			5.0		5.0	ns
t _{LAC}	Logic control array delay			5.0		5.0	ns
t _{IOE}	Internal output enable delay	(2)		2.0		2.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		1.5		2.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		2.0		2.5	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		5.5		6.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		5.0		5.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		5.5		5.5	ns
t _{ZX3}	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		5.0		5.0	ns
t _{SU}	Register setup time		2.0		3.0		ns
t _H	Register hold time		3.0		3.0		ns
t _{FSU}	Register setup time of fast input	(2)	3.0		3.0		ns
t _{FH}	Register hold time of fast input	(2)	0.5		0.5		ns
t _{RD}	Register delay			2.0		1.0	ns
t _{COMB}	Combinatorial delay			2.0		1.0	ns
t _{IC}	Array clock delay			5.0		5.0	ns
t _{EN}	Register enable time			5.0		5.0	ns
t _{GLOB}	Global control delay			1.0		1.0	ns
t _{PRE}	Register preset time			3.0		3.0	ns
t _{CLR}	Register clear time			3.0		3.0	ns
t _{PIA}	PIA delay			1.0		1.0	ns
t _{LPA}	Low-power adder	(8)		11.0		11.0	ns

Table 2	23. MAX 7000 & MAX 7000E Ext	ernal Timing Param	eters Note	e (1)					
Symbol	Parameter	Conditions	Speed Grade						
			MAX 700	0E (-12P)		00 (-12) Doe (-12)			
			Min	Max	Min	Max			
t _{PD1}	Input to non-registered output	C1 = 35 pF		12.0		12.0	ns		
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		12.0		12.0	ns		
t _{SU}	Global clock setup time		7.0		10.0		ns		
t _H	Global clock hold time		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input	(2)	0.0		0.0		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF		6.0		6.0	ns		
t _{CH}	Global clock high time		4.0		4.0		ns		
t _{CL}	Global clock low time		4.0		4.0		ns		
t _{ASU}	Array clock setup time		3.0		4.0		ns		
t _{AH}	Array clock hold time		4.0		4.0		ns		
t _{ACO1}	Array clock to output delay	C1 = 35 pF		12.0		12.0	ns		
t _{ACH}	Array clock high time		5.0		5.0		ns		
t _{ACL}	Array clock low time		5.0		5.0		ns		
t _{CPPW}	Minimum pulse width for clear and preset	(3)	5.0		5.0		ns		
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns		
t _{CNT}	Minimum global clock period			11.0		11.0	ns		
f _{CNT}	Maximum internal global clock frequency	(5)	90.9		90.9		MHz		
t _{ACNT}	Minimum array clock period			11.0		11.0	ns		
f _{acnt}	Maximum internal array clock frequency	(5)	90.9		90.9		MHz		
f _{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz		

	5. MAX 7000 & MAX 7000E	-	aramete		lote (1)				
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	-15		-15T		-20	
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns
t _{SU}	Global clock setup time		11.0		11.0		12.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	3.0		-		5.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.0		-		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		8.0		8.0		12.0	ns
t _{CH}	Global clock high time		5.0		6.0		6.0		ns
t _{CL}	Global clock low time		5.0		6.0		6.0		ns
t _{ASU}	Array clock setup time		4.0		4.0		5.0		ns
t _{AH}	Array clock hold time		4.0		4.0		5.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		15.0		15.0		20.0	ns
t _{ACH}	Array clock high time		6.0		6.5		8.0		ns
t _{ACL}	Array clock low time		6.0		6.5		8.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	6.0		6.5		8.0		ns
t _{odh}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			13.0		13.0		16.0	ns
fcnt	Maximum internal global clock frequency	(5)	76.9		76.9		62.5		MHz
t _{ACNT}	Minimum array clock period			13.0		13.0		16.0	ns
facnt	Maximum internal array clock frequency	(5)	76.9		76.9		62.5		MHz
f _{MAX}	Maximum clock frequency	(6)	100		83.3		83.3		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	15	-1	5T	-2	20	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			2.0		2.0		3.0	ns
t _{IO}	I/O input pad and buffer delay			2.0		2.0		3.0	ns
t _{FIN}	Fast input delay	(2)		2.0		-		4.0	ns
t _{SEXP}	Shared expander delay			8.0		10.0		9.0	ns
t _{PEXP}	Parallel expander delay			1.0		1.0		2.0	ns
t _{LAD}	Logic array delay			6.0		6.0		8.0	ns
tLAC	Logic control array delay			6.0		6.0		8.0	ns
t _{IOE}	Internal output enable delay	(2)		3.0		-		4.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		4.0		4.0		5.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		5.0		-		6.0	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		8.0		-		9.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		6.0		6.0		10.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)		7.0		-		11.0	ns
t _{ZX3}	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		10.0		-		14.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		6.0		6.0		10.0	ns
t _{SU}	Register setup time		4.0		4.0		4.0		ns
t _H	Register hold time		4.0		4.0		5.0		ns
t _{FSU}	Register setup time of fast input	(2)	2.0		-		4.0		ns
t _{FH}	Register hold time of fast input	(2)	2.0		-		3.0		ns
t _{RD}	Register delay			1.0		1.0		1.0	ns
t _{COMB}	Combinatorial delay			1.0		1.0		1.0	ns
t _{IC}	Array clock delay			6.0		6.0		8.0	ns
t _{EN}	Register enable time			6.0		6.0		8.0	ns
t _{GLOB}	Global control delay			1.0		1.0		3.0	ns
t _{PRE}	Register preset time			4.0		4.0		4.0	ns
t _{CLR}	Register clear time			4.0		4.0		4.0	ns
t _{PIA}	PIA delay			2.0		2.0		3.0	ns
t _{LPA}	Low-power adder	(8)		13.0		15.0		15.0	ns

Symbol	Parameter	Conditions				Speed	Grade)			Unit
			-	-6		-7		-10		-15	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{SU}	Global clock setup time		3.4		6.0		7.0		11.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.0		4.5		5.0		8.0	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time		0.9		3.0		2.0		4.0		ns
t _{AH}	Array clock hold time		1.8		2.0		5.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5		10.0		15.0	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		6.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		3.0		4.0		6.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.8		8.0		10.0		13.0	ns
fcnt	Maximum internal global clock frequency	(4)	147.1		125.0		100.0		76.9		MHz
t _{ACNT}	Minimum array clock period			6.8		8.0		10.0		13.0	ns
f _{acnt}	Maximum internal array clock frequency	(4)	147.1		125.0		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz

Tables 31 and 32 show the EPM7128S AC operating conditions.

٦

Г

Table 3	4. EPM7160S Internal 1	<i>Timing Parameters</i>	s (Part)	2 of 2)	No	te (1)					
Symbol	Parameter	Conditions	Speed Grade								
			-	-6 -7 -10					15		
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{CLR}	Register clear time			2.4		3.0		3.0		4.0	ns
t _{PIA}	PIA delay	(7)		1.6		2.0		1.0		2.0	ns
t _{LPA}	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more (1)information on switching waveforms.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter (2)must be added to this minimum width if the clear or reset signal incorporates the t_{IAD} parameter into the signal path.

This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This (3) parameter applies for both global and array clocking.

These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB. (4)

- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use. (6)

For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, (7)these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.

(8)The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 35 and 36 show the EPM7192S AC operating conditions.

Table 35. EPM7192S External Timing Parameters (Part 1 of 2) Note (1)											
Symbol	Parameter	Conditions	Speed Grade								
			-	-7		10	-15		-		
			Min	Max	Min	Max	Min	Max			
t _{PD1}	Input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns		
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns		
t _{SU}	Global clock setup time		4.1		7.0		11.0		ns		
t _H	Global clock hold time		0.0		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns		
t _{CH}	Global clock high time		3.0		4.0		5.0		ns		
t _{CL}	Global clock low time		3.0		4.0		5.0		ns		
t _{ASU}	Array clock setup time		1.0		2.0		4.0		ns		

Symbol	Parameter	Conditions	Speed Grade						
			-7		-10		-15		
			Min	Max	Min	Max	Min	Max	1
t _H	Register hold time		1.7		3.0		4.0		ns
t _{FSU}	Register setup time of fast input		2.3		3.0		2.0		ns
t _{FH}	Register hold time of fast input		0.7		0.5		1.0		ns
t _{RD}	Register delay			1.4		2.0		1.0	ns
t _{COMB}	Combinatorial delay			1.2		2.0		1.0	ns
t _{IC}	Array clock delay			3.2		5.0		6.0	ns
t _{EN}	Register enable time			3.1		5.0		6.0	ns
t _{GLOB}	Global control delay			2.5		1.0		1.0	ns
t _{PRE}	Register preset time			2.7		3.0		4.0	ns
t _{CLR}	Register clear time			2.7		3.0		4.0	ns
t _{PIA}	PIA delay	(7)		2.4		1.0		2.0	ns
t _{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Symbol	Parameter	Conditions	Speed Grade						Unit
			-7		-10		-15		
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns
t _{SU}	Global clock setup time		3.9		7.0		11.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns
t _{CH}	Global clock high time		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time		0.8		2.0		4.0		ns
t _{AH}	Array clock hold time		1.9		3.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns
t _{ACH}	Array clock high time		3.0		4.0		6.0		ns
t _{ACL}	Array clock low time		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			7.8		10.0		13.0	ns
fcnt	Maximum internal global clock frequency	(4)	128.2		100.0		76.9		MHz
t _{ACNT}	Minimum array clock period			7.8		10.0		13.0	ns
f _{acnt}	Maximum internal array clock frequency	(4)	128.2		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz


Tables 37 and 38 show the EPM7256S AC operating conditions.

Table 39. MAX 7000 I _{CC} Equation Constants							
Device	A	В	C				
EPM7032	1.87	0.52	0.144				
EPM7064	1.63	0.74	0.144				
EPM7096	1.63	0.74	0.144				
EPM7128E	1.17	0.54	0.096				
EPM7160E	1.17	0.54	0.096				
EPM7192E	1.17	0.54	0.096				
EPM7256E	1.17	0.54	0.096				
EPM7032S	0.93	0.40	0.040				
EPM7064S	0.93	0.40	0.040				
EPM7128S	0.93	0.40	0.040				
EPM7160S	0.93	0.40	0.040				
EPM7192S	0.93	0.40	0.040				
EPM7256S	0.93	0.40	0.040				

This calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} values should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions. Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.



Notes:

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

Figure 19. 100-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 20. 160-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

