E·XFL

Intel - EPM7256ERC208-12PY Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	12 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	164
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP Exposed Pad
Supplier Device Package	208-RQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7256erc208-12py

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	 Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest Programming support Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices
General Description	The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) <i>PCI Local Bus Specification, Revision 2.2.</i> See Table 3 for available speed grades.

Device					Speed	Grade				
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20
EPM7032		>	~		>		>	~	 	
EPM7032S	\checkmark	\checkmark	~		 Image: A start of the start of					
EPM7064		>	~		>		>	~		
EPM7064S	\checkmark	\checkmark	~		 Image: A start of the start of					
EPM7096			\checkmark		\checkmark		>	\checkmark		
EPM7128E			~	\checkmark	 Image: A start of the start of		>	~		~
EPM7128S		\checkmark	~		 Image: A start of the start of			~		
EPM7160E				~	~		\checkmark	~		\checkmark
EPM7160S		\checkmark	~		 Image: A start of the start of			~		
EPM7192E						~	>	~		>
EPM7192S			~	1	~	Ī		~		
EPM7256E						~	>	~		>
EPM7256S			\checkmark		\checkmark			\checkmark		

Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.




Figure 2. MAX 7000E & MAX 7000S Device Block Diagram

Logic Array Blocks

The MAX 7000 device architecture is based on the linking of highperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells. Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock-tooutput performance.
- By a global clock signal and enabled by an active-high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.


All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

Expander Product Terms


Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Figure 8. I/O Control Block of MAX 7000 Devices

EPM7032, EPM7064 & EPM7096 Devices







Note:

(1) The open-drain output option is available only in MAX 7000S devices.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000S Device

The time required to program a single MAX 7000S device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$
where: t_{PROG} = Programming time
 t_{PPULSE} = Sum of the fixed times to erase, program, and
verify the EEPROM cells
 $Cycle_{PTCK}$ = Number of TCK cycles to program a device
 f_{TCK} = TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000S device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$
where: t_{VER} = Verify time
 t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells
 $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

Programmable Speed/Power Control

MAX 7000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000 device for either high-speed (i.e., with the Turbo BitTM option turned on) or low-power (i.e., with the Turbo Bit option turned off) operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , and t_{SEXP} , \mathbf{t}_{ACL} , and \mathbf{t}_{CPPW} parameters.

Output Configuration

MAX 7000 device outputs can be programmed to meet a variety of system-level requirements.

MultiVolt I/O Interface

MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with systems that have differing supply voltages. The 5.0-V devices in all packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V V_{CCINT} level, input voltage thresholds are at TTL levels, and are therefore compatible with both 3.3-V and 5.0-V inputs.

The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V supply, the output levels are compatible with 5.0-V systems. When V_{CCIO} is connected to a 3.3-V supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels lower than 4.75 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} .

Open-Drain Output Option (MAX 7000S Devices Only)

MAX 7000S devices provide an optional open-drain (functionally equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-Scan Register Length							
Device	Boundary-Scan Register Length						
EPM7032S	1 (1)						
EPM7064S	1 (1)						
EPM7128S	288						
EPM7160S	312						
EPM7192S	360						
EPM7256S	480						

Note:

 This device does not support JTAG boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRELOAD instruction will select the one-bit bypass register.

Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)										
Device	IDCODE (32 Bits)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)						
EPM7032S	0000	0111 0000 0011 0010	00001101110	1						
EPM7064S	0000	0111 0000 0110 0100	00001101110	1						
EPM7128S	0000	0111 0001 0010 1000	00001101110	1						
EPM7160S	0000	0111 0001 0110 0000	00001101110	1						
EPM7192S	0000	0111 0001 1001 0010	00001101110	1						
EPM7256S	0000	0111 0010 0101 0110	00001101110	1						

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Table 15. MAX 7000 5.0-V Device DC Operating Conditions Note (9)									
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{IH}	High-level input voltage		2.0	V _{CCINT} + 0.5	V				
V _{IL}	Low-level input voltage		-0.5 (8)	0.8	V				
V _{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V} (10)$	2.4		V				
	3.3-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (10)$	2.4		V				
	3.3-V high-level CMOS output voltage	I_{OH} = -0.1 mA DC, V_{CCIO} = 3.0 V (10)	V _{CCIO} – 0.2		V				
V _{OL}	5.0-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (11)		0.45	V				
	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11)		0.45	V				
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.0 V(11)		0.2	V				
I _I	Leakage current of dedicated input pins	$V_{I} = -0.5$ to 5.5 V (11)	-10	10	μΑ				
I _{OZ}	I/O pin tri-state output off-state current	V _I = -0.5 to 5.5 V (11), (12)	-40	40	μA				


Table 1	Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices							
Symbol	Parameter	Conditions	Min	Max	Unit			
CIN	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		12	pF			
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		12	pF			

Table 1	Table 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices Note (13)									
Symbol	Parameter	Conditions	Min	Max	Unit					
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		15	pF					
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		15	pF					

Table 1	Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S Devices Note (13)										
Symbol	Parameter	Conditions	Min	Max	Unit						
CIN	Dedicated input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF						
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF						

.

Figure 12. MAX 7000 Timing Model



Notes:


- (1) Only available in MAX 7000E and MAX 7000S devices.
- (2) Not available in 44-pin devices.

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 13 shows the internal timing relationship of internal and external delay parameters.



For more infomration, see *Application Note 94* (Understanding MAX 7000 *Timing*).

Figure 13. Switching Waveforms



Tables 19 through 26 show the MAX 7000 and MAX 7000E AC $\,$ operating conditions.

Symbol	Parameter	Conditions _	-6 Spee	d Grade	-7 Spee	d Grade	Unit
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{SU}	Global clock setup time		5.0		6.0		ns
t _H	Global clock hold time		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	2.5		3.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.0		4.5	ns
t _{CH}	Global clock high time		2.5		3.0		ns
t _{CL}	Global clock low time		2.5		3.0		ns
t _{ASU}	Array clock setup time		2.5		3.0		ns
t _{AH}	Array clock hold time		2.0		2.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5	ns
t _{ACH}	Array clock high time		3.0		3.0		ns
t _{ACL}	Array clock low time		3.0		3.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.6		8.0	ns
^f сnт	Maximum internal global clock frequency	(5)	151.5		125.0		MHz
t _{ACNT}	Minimum array clock period			6.6		8.0	ns
facnt	Maximum internal array clock frequency	(5)	151.5		125.0		MHz
f _{MAX}	Maximum clock frequency	(6)	200		166.7		MHz

Table 2	21. MAX 7000 & MAX 7000E Ext	ernal Timing Parame	eters Note	(1)					
Symbol	Parameter	Conditions		Speed Grade					
			MAX 700	0E (-10P)		00 (-10) Doe (-10)			
			Min	Мах	Min	Max			
t _{PD1}	Input to non-registered output	C1 = 35 pF		10.0		10.0	ns		
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		10.0		10.0	ns		
t _{SU}	Global clock setup time		7.0		8.0		ns		
t _H	Global clock hold time		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF		5.0		5	ns		
t _{CH}	Global clock high time		4.0		4.0		ns		
t _{CL}	Global clock low time		4.0		4.0		ns		
t _{ASU}	Array clock setup time		2.0		3.0		ns		
t _{AH}	Array clock hold time		3.0		3.0		ns		
t _{ACO1}	Array clock to output delay	C1 = 35 pF		10.0		10.0	ns		
t _{ACH}	Array clock high time		4.0		4.0		ns		
t _{ACL}	Array clock low time		4.0		4.0		ns		
t _{CPPW}	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns		
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns		
t _{CNT}	Minimum global clock period			10.0		10.0	ns		
f _{CNT}	Maximum internal global clock frequency	(5)	100.0		100.0		MHz		
t _{ACNT}	Minimum array clock period			10.0		10.0	ns		
f _{acnt}	Maximum internal array clock frequency	(5)	100.0		100.0		MHz		
f _{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz		

Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions		Speed Grade							Unit
			-5		-6		-7		-10		
			Min	Max	Min	Max	Min	Max	Min	Max	
f _{ACNT}	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz

Symbol	Parameter	Conditions	Speed Grade										
			-5		-6		-7		-	10	_		
			Min	Max	Min	Max	Min	Max	Min	Max			
t _{IN}	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns		
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns		
t _{FIN}	Fast input delay			2.2		2.1		2.5		1.0	ns		
t _{SEXP}	Shared expander delay			3.1		3.8		4.6		5.0	ns		
t _{PEXP}	Parallel expander delay			0.9		1.1		1.4		0.8	ns		
t _{LAD}	Logic array delay			2.6		3.3		4.0		5.0	ns		
t _{LAC}	Logic control array delay			2.5		3.3		4.0		5.0	ns		
t _{IOE}	Internal output enable delay			0.7		0.8		1.0		2.0	ns		
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns		
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns		
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns		
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns		
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns		
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns		
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns		
t _{SU}	Register setup time		0.8		1.0		1.3		2.0		ns		
t _H	Register hold time		1.7		2.0		2.5		3.0		ns		
t _{FSU}	Register setup time of fast input		1.9		1.8		1.7		3.0		ns		
t _{FH}	Register hold time of fast input		0.6		0.7		0.8		0.5		ns		
t _{RD}	Register delay			1.2		1.6		1.9		2.0	ns		
t _{COMB}	Combinatorial delay			0.9		1.1		1.4		2.0	ns		
t _{IC}	Array clock delay			2.7		3.4		4.2		5.0	ns		
t _{EN}	Register enable time			2.6		3.3		4.0		5.0	ns		
t _{GLOB}	Global control delay			1.6		1.4		1.7		1.0	ns		
t _{PRE}	Register preset time			2.0		2.4		3.0		3.0	ns		
t _{CLR}	Register clear time			2.0		2.4		3.0		3.0	ns		

Table 2	8. EPM7032S Internal T	iming Parameter	rs A	lote (1)							
Symbol	Parameter	Conditions				Unit					
			-5 -6 -7		-10						
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PIA}	PIA delay	(7)		1.1		1.1		1.4		1.0	ns
t _{LPA}	Low-power adder	(8)		12.0		10.0		10.0		11.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 29 and 30 show the EPM7064S AC operating conditions.

Symbol	Parameter	Conditions	Speed Grade									
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{PD1}	Input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns	
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns	
t _{SU}	Global clock setup time		2.9		3.6		6.0		7.0		ns	
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns	
t _{FSU}	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns	
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns	
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.2		4.0		4.5		5.0	ns	
t _{CH}	Global clock high time		2.0		2.5		3.0		4.0		ns	
t _{CL}	Global clock low time		2.0		2.5		3.0		4.0		ns	
t _{ASU}	Array clock setup time		0.7		0.9		3.0		2.0		ns	
t _{AH}	Array clock hold time		1.8		2.1		2.0		3.0		ns	

Symbol	Parameter	Conditions	Speed Grade									
			-6		-7		-10		-1	15		
			Min	Max	Min	Max	Min	Max	Min	Max	-	
t _{IN}	Input pad and buffer delay			0.2		0.5		0.5		2.0	ns	
t _{IO}	I/O input pad and buffer delay			0.2		0.5		0.5		2.0	ns	
t _{FIN}	Fast input delay			2.6		1.0		1.0		2.0	ns	
t _{SEXP}	Shared expander delay			3.7		4.0		5.0		8.0	ns	
t _{PEXP}	Parallel expander delay			1.1		0.8		0.8		1.0	ns	
t _{LAD}	Logic array delay			3.0		3.0		5.0		6.0	ns	
t _{LAC}	Logic control array delay			3.0		3.0		5.0		6.0	ns	
t _{IOE}	Internal output enable delay			0.7		2.0		2.0		3.0	ns	
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.4		2.0		1.5		4.0	ns	
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.9		2.5		2.0		5.0	ns	
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.4		7.0		5.5		8.0	ns	
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns	
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		5.5		7.0	ns	
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns	
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns	
t _{SU}	Register setup time		1.0		3.0		2.0		4.0		ns	
t _H	Register hold time		1.7		2.0		5.0		4.0		ns	
t _{FSU}	Register setup time of fast input		1.9		3.0		3.0		2.0		ns	
t _{FH}	Register hold time of fast input		0.6		0.5		0.5		1.0		ns	
t _{RD}	Register delay			1.4		1.0		2.0		1.0	ns	
t _{COMB}	Combinatorial delay			1.0		1.0		2.0		1.0	ns	
t _{IC}	Array clock delay			3.1		3.0		5.0		6.0	ns	
t _{EN}	Register enable time			3.0		3.0		5.0		6.0	ns	
t _{GLOB}	Global control delay			2.0		1.0		1.0		1.0	ns	
t _{PRE}	Register preset time			2.4		2.0		3.0		4.0	ns	
t _{CLR}	Register clear time			2.4		2.0		3.0		4.0	ns	
t _{PIA}	PIA delay	(7)		1.4		1.0		1.0		2.0	ns	
t _{LPA}	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns	

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 33 and 34 show the EPM7160S AC operating conditions.

Symbol	Parameter	Conditions	Speed Grade									
			-6		-7		-10		-1	15		
			Min	Max	Min	Max	Min	Max	Min	Max		
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns	
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns	
t _{SU}	Global clock setup time		3.4		4.2		7.0		11.0		ns	
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns	
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns	
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.5		0.0		ns	
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.9		4.8		5		8	ns	
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns	
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns	
t _{ASU}	Array clock setup time		0.9		1.1		2.0		4.0		ns	
t _{AH}	Array clock hold time		1.7		2.1		3.0		4.0		ns	
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.4		7.9		10.0		15.0	ns	
t _{ACH}	Array clock high time		3.0		3.0		4.0		6.0		ns	
t _{ACL}	Array clock low time		3.0		3.0		4.0		6.0		ns	
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		3.0		4.0		6.0		ns	
t _{ODH}	Output data hold time after clock	C1 = 35 pF <i>(3)</i>	1.0		1.0		1.0		1.0		ns	
t _{CNT}	Minimum global clock period			6.7		8.2		10.0		13.0	ns	
f _{сnт}	Maximum internal global clock frequency	(4)	149.3		122.0		100.0		76.9		MHz	

Altera Corporation

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-7		-10		-15		1
			Min	Мах	Min	Max	Min	Max	
t _{AH}	Array clock hold time		1.8		3.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		7.8		10.0		15.0	ns
t _{ACH}	Array clock high time		3.0		4.0		6.0		ns
t _{ACL}	Array clock low time		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			8.0		10.0		13.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	125.0		100.0		76.9		MHz
t _{ACNT}	Minimum array clock period			8.0		10.0		13.0	ns
f _{acnt}	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz

Table 3	6. EPM7192S Internal Tim	ing Parameters (Pa	rt 1 of 2)	Note	(1)						
Symbol	Parameter	Conditions	Speed Grade								
			-7		-10		-15				
			Min	Max	Min	Max	Min	Max			
t _{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns		
t _{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns		
t _{FIN}	Fast input delay			3.2		1.0		2.0	ns		
t _{SEXP}	Shared expander delay			4.2		5.0		8.0	ns		
t _{PEXP}	Parallel expander delay			1.2		0.8		1.0	ns		
t _{LAD}	Logic array delay			3.1		5.0		6.0	ns		
t _{LAC}	Logic control array delay			3.1		5.0		6.0	ns		
t _{IOE}	Internal output enable delay			0.9		2.0		3.0	ns		
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns		
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns		
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		7.0	ns		
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns		
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns		
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns		
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns		
t _{SU}	Register setup time		1.1		2.0		4.0		ns		

Symbol	Parameter	Conditions	Speed Grade								
			-	7	-1	10	-1	5			
			Min	Max	Min	Max	Min	Max			
t _{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns		
t _{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns		
t _{FIN}	Fast input delay			3.4		1.0		2.0	ns		
t _{SEXP}	Shared expander delay			3.9		5.0		8.0	ns		
t _{PEXP}	Parallel expander delay			1.1		0.8		1.0	ns		
t _{LAD}	Logic array delay			2.6		5.0		6.0	ns		
t _{LAC}	Logic control array delay			2.6		5.0		6.0	ns		
t _{IOE}	Internal output enable delay			0.8		2.0		3.0	ns		
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns		
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns		
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns		
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns		
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns		
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns		
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns		
t _{SU}	Register setup time		1.1		2.0		4.0		ns		
t _H	Register hold time		1.6		3.0		4.0		ns		
t _{FSU}	Register setup time of fast input		2.4		3.0		2.0		ns		
t _{FH}	Register hold time of fast input		0.6		0.5		1.0		ns		
t _{RD}	Register delay			1.1		2.0		1.0	ns		
t _{COMB}	Combinatorial delay			1.1		2.0		1.0	ns		
t _{IC}	Array clock delay			2.9		5.0		6.0	ns		
t _{EN}	Register enable time			2.6		5.0		6.0	ns		
t _{GLOB}	Global control delay			2.8		1.0		1.0	ns		
t _{PRE}	Register preset time			2.7		3.0		4.0	ns		
t _{CLR}	Register clear time			2.7		3.0		4.0	ns		
t _{PIA}	PIA delay	(7)		3.0		1.0		2.0	ns		
t _{LPA}	Low-power adder	(8)		10.0		11.0		13.0	ns		

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} in MHz) for MAX 7000 devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCINT} value, which depends on the switching frequency and the application logic, is calculated with the following equation:

 $I_{CCINT} =$

 $A \times MC_{TON} + B \times (MC_{DEV} - MC_{TON}) + C \times MC_{USED} \times f_{MAX} \times tog_{LC}$

The parameters in this equation are shown below:

MC _{TON}	=	Number of macrocells with the Turbo Bit option turned on,
		as reported in the MAX+PLUS II Report File (.rpt)
MC _{DEV}	=	Number of macrocells in the device
MC _{USED}	=	Total number of macrocells in the design, as reported
		in the MAX+PLUS II Report File (.rpt)
f _{MAX}	=	Highest clock frequency to the device
togLC	=	Average ratio of logic cells toggling at each clock
		(typically 0.125)
A, B, C	=	Constants, shown in Table 39

Figure 21. 192-Pin Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 22. 208-Pin Package Pin-Out Diagram

Package outline not drawn to scale.

