



Welcome to [E-XFL.COM](#)

### Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

#### **Details**

Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	20 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	164
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP Exposed Pad
Supplier Device Package	208-RQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/epm7256erc208-20mm">https://www.e-xfl.com/product-detail/intel/epm7256erc208-20mm</a>

**Table 2. MAX 7000S Device Features**

Feature	EPM7032S	EPM7064S	EPM7128S	EPM7160S	EPM7192S	EPM7256S
Usable gates	600	1,250	2,500	3,200	3,750	5,000
Macrocells	32	64	128	160	192	256
Logic array blocks	2	4	8	10	12	16
Maximum user I/O pins	36	68	100	104	124	164
$t_{PD}$ (ns)	5	5	6	6	7.5	7.5
$t_{SU}$ (ns)	2.9	2.9	3.4	3.4	4.1	3.9
$t_{FSU}$ (ns)	2.5	2.5	2.5	2.5	3	3
$t_{CO1}$ (ns)	3.2	3.2	4	3.9	4.7	4.7
$f_{CNT}$ (MHz)	175.4	175.4	147.1	149.3	125.0	128.2

## ...and More Features

- Open-drain output option in MAX 7000S devices
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
- Programmable security bit for protection of proprietary designs
- 3.3-V or 5.0-V operation
  - MultiVolt™ I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages)
  - Pin compatible with low-voltage MAX 7000A and MAX 7000B devices
- Enhanced features available in MAX 7000E and MAX 7000S devices
  - Six pin- or logic-driven output enable signals
  - Two global clock signals with optional inversion
  - Enhanced interconnect resources for improved routability
  - Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
  - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

The MAX 7000 architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. The MAX 7000 architecture easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000 devices are available in a wide range of packages, including PLCC, PGA, PQFP, RQFP, and TQFP packages. See [Table 5](#).

<b>Table 5. MAX 7000 Maximum User I/O Pins</b> <i>Note (1)</i>												
<b>Device</b>	<b>44-Pin PLCC</b>	<b>44-Pin PQFP</b>	<b>44-Pin TQFP</b>	<b>68-Pin PLCC</b>	<b>84-Pin PLCC</b>	<b>100-Pin PQFP</b>	<b>100-Pin TQFP</b>	<b>160-Pin PQFP</b>	<b>160-Pin PGA</b>	<b>192-Pin PGA</b>	<b>208-Pin PQFP</b>	<b>208-Pin RQFP</b>
EPM7032	36	36	36									
EPM7032S	36		36									
EPM7064	36		36	52	68	68						
EPM7064S	36		36		68		68					
EPM7096				52	64	76						
EPM7128E					68	84		100				
EPM7128S					68	84	84 (2)	100				
EPM7160E					64	84		104				
EPM7160S					64		84 (2)	104				
EPM7192E								124	124			
EPM7192S								124				
EPM7256E								132 (2)		164		164
EPM7256S											164 (2)	164


**Notes:**

- (1) When the JTAG interface in MAX 7000S devices is used for either boundary-scan testing or for ISP, four I/O pins become JTAG pins.
- (2) Perform a complete thermal analysis before committing a design to this device package. For more information, see the [Operating Requirements for Altera Devices Data Sheet](#).

MAX 7000 devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000 architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

Figure 2 shows the architecture of MAX 7000E and MAX 7000S devices.

**Figure 2. MAX 7000E & MAX 7000S Device Block Diagram**



## Logic Array Blocks

The MAX 7000 device architecture is based on the linking of high-performance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- 36 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times for MAX 7000E and MAX 7000S devices

## Macrocells

The MAX 7000 macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. The macrocell of EPM7032, EPM7064, and EPM7096 devices is shown in [Figure 3](#).

**Figure 3. EPM7032, EPM7064 & EPM7096 Device Macrocell**





Figure 4 shows a MAX 7000E and MAX 7000S device macrocell.

**Figure 4. MAX 7000E & MAX 7000S Device Macrocell**



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Figure 9 shows the timing requirements for the JTAG signals.

**Figure 9. MAX 7000 JTAG Waveforms**




Table 12 shows the JTAG timing parameters and values for MAX 7000S devices.

**Table 12. JTAG Timing Parameters & Values for MAX 7000S Devices**

Symbol	Parameter	Min	Max	Unit
$t_{JCP}$	TCK clock period	100		ns
$t_{JCH}$	TCK clock high time	50		ns
$t_{JCL}$	TCK clock low time	50		ns
$t_{JPSU}$	JTAG port setup time	20		ns
$t_{JPH}$	JTAG port hold time	45		ns
$t_{JPZC}$	JTAG port clock to output		25	ns
$t_{JPZX}$	JTAG port high impedance to valid output		25	ns
$t_{JPXZ}$	JTAG port valid output to high impedance		25	ns
$t_{JSU}$	Capture register setup time	20		ns
$t_{JSH}$	Capture register hold time	45		ns
$t_{JSZC}$	Update register clock to output		25	ns
$t_{JSZ}$	Update register high impedance to valid output		25	ns
$t_{JSXZ}$	Update register valid output to high impedance		25	ns

For more information, see [Application Note 39 \(IEEE 1149.1 \(JTAG\) Boundary-Scan Testing in Altera Devices\)](#).

**Table 15. MAX 7000 5.0-V Device DC Operating Conditions** Note (9)

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{IH}$	High-level input voltage		2.0	$V_{CCINT} + 0.5$	V
$V_{IL}$	Low-level input voltage		-0.5 (8)	0.8	V
$V_{OH}$	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (10)	2.4		V
	3.3-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (10)	2.4		V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}$ (10)	$V_{CCIO} - 0.2$		V
$V_{OL}$	5.0-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (11)		0.45	V
	3.3-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (11)		0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}$ (11)		0.2	V
$I_I$	Leakage current of dedicated input pins	$V_I = -0.5 \text{ to } 5.5 \text{ V}$ (11)	-10	10	$\mu\text{A}$
$I_{OZ}$	I/O pin tri-state output off-state current	$V_I = -0.5 \text{ to } 5.5 \text{ V}$ (11), (12)	-40	40	$\mu\text{A}$

**Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices** Note (13)

Symbol	Parameter	Conditions	Min	Max	Unit
$C_{IN}$	Input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		12	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		12	pF

**Table 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices** Note (13)


Symbol	Parameter	Conditions	Min	Max	Unit
$C_{IN}$	Input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		15	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		15	pF

**Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S Devices** Note (13)

Symbol	Parameter	Conditions	Min	Max	Unit
$C_{IN}$	Dedicated input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		10	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		10	pF

**Figure 13. Switching Waveforms**

$t_R$  &  $t_F < 3$  ns.  
 Inputs are driven at 3 V  
 for a logic high and 0 V  
 for a logic low. All timing  
 characteristics are  
 measured at 1.5 V.



Tables 19 through 26 show the MAX 7000 and MAX 7000E AC operating conditions.

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>-6 Speed Grade</b>		<b>-7 Speed Grade</b>		<b>Unit</b>
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
$t_{PD1}$	Input to non-registered output	C1 = 35 pF		6.0		7.5	ns
$t_{PD2}$	I/O input to non-registered output	C1 = 35 pF		6.0		7.5	ns
$t_{SU}$	Global clock setup time		5.0		6.0		ns
$t_H$	Global clock hold time		0.0		0.0		ns
$t_{FSU}$	Global clock setup time of fast input	(2)	2.5		3.0		ns
$t_{FH}$	Global clock hold time of fast input	(2)	0.5		0.5		ns
$t_{CO1}$	Global clock to output delay	C1 = 35 pF		4.0		4.5	ns
$t_{CH}$	Global clock high time		2.5		3.0		ns
$t_{CL}$	Global clock low time		2.5		3.0		ns
$t_{ASU}$	Array clock setup time		2.5		3.0		ns
$t_{AH}$	Array clock hold time		2.0		2.0		ns
$t_{ACO1}$	Array clock to output delay	C1 = 35 pF		6.5		7.5	ns
$t_{ACH}$	Array clock high time		3.0		3.0		ns
$t_{ACL}$	Array clock low time		3.0		3.0		ns
$t_{CPPW}$	Minimum pulse width for clear and preset	(3)	3.0		3.0		ns
$t_{ODH}$	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
$t_{CNT}$	Minimum global clock period			6.6		8.0	ns
$f_{CNT}$	Maximum internal global clock frequency	(5)	151.5		125.0		MHz
$t_{ACNT}$	Minimum array clock period			6.6		8.0	ns
$f_{ACNT}$	Maximum internal array clock frequency	(5)	151.5		125.0		MHz
$f_{MAX}$	Maximum clock frequency	(6)	200		166.7		MHz

**Table 21. MAX 7000 & MAX 7000E External Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-10P)		MAX 7000 (-10) MAX 7000E (-10)			
			Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{PD2}$	I/O input to non-registered output	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{SU}$	Global clock setup time		7.0		8.0		ns	
$t_H$	Global clock hold time		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input	(2)	3.0		3.0		ns	
$t_{FH}$	Global clock hold time of fast input	(2)	0.5		0.5		ns	
$t_{CO1}$	Global clock to output delay	$C_1 = 35 \text{ pF}$		5.0		5	ns	
$t_{CH}$	Global clock high time		4.0		4.0		ns	
$t_{CL}$	Global clock low time		4.0		4.0		ns	
$t_{ASU}$	Array clock setup time		2.0		3.0		ns	
$t_{AH}$	Array clock hold time		3.0		3.0		ns	
$t_{ACO1}$	Array clock to output delay	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{ACH}$	Array clock high time		4.0		4.0		ns	
$t_{ACL}$	Array clock low time		4.0		4.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns	
$t_{ODH}$	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (4)	1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			10.0		10.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(5)	100.0		100.0		MHz	
$t_{ACNT}$	Minimum array clock period			10.0		10.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(5)	100.0		100.0		MHz	
$f_{MAX}$	Maximum clock frequency	(6)	125.0		125.0		MHz	

**Table 25. MAX 7000 & MAX 7000E External Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-15		-15T		-20			
			Min	Max	Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns	
$t_{PD2}$	I/O input to non-registered output	C1 = 35 pF		15.0		15.0		20.0	ns	
$t_{SU}$	Global clock setup time		11.0		11.0		12.0		ns	
$t_H$	Global clock hold time		0.0		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input	(2)	3.0		—		5.0		ns	
$t_{FH}$	Global clock hold time of fast input	(2)	0.0		—		0.0		ns	
$t_{CO1}$	Global clock to output delay	C1 = 35 pF		8.0		8.0		12.0	ns	
$t_{CH}$	Global clock high time		5.0		6.0		6.0		ns	
$t_{CL}$	Global clock low time		5.0		6.0		6.0		ns	
$t_{ASU}$	Array clock setup time		4.0		4.0		5.0		ns	
$t_{AH}$	Array clock hold time		4.0		4.0		5.0		ns	
$t_{ACO1}$	Array clock to output delay	C1 = 35 pF		15.0		15.0		20.0	ns	
$t_{ACH}$	Array clock high time		6.0		6.5		8.0		ns	
$t_{ACL}$	Array clock low time		6.0		6.5		8.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(3)	6.0		6.5		8.0		ns	
$t_{ODH}$	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			13.0		13.0		16.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(5)	76.9		76.9		62.5		MHz	
$t_{ACNT}$	Minimum array clock period			13.0		13.0		16.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(5)	76.9		76.9		62.5		MHz	
$f_{MAX}$	Maximum clock frequency	(6)	100		83.3		83.3		MHz	

**Table 26. MAX 7000 & MAX 7000E Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-15		-15T		-20			
			Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			2.0		2.0		3.0	ns	
$t_{IO}$	I/O input pad and buffer delay			2.0		2.0		3.0	ns	
$t_{FIN}$	Fast input delay	(2)		2.0		—		4.0	ns	
$t_{SEXP}$	Shared expander delay			8.0		10.0		9.0	ns	
$t_{PEXP}$	Parallel expander delay			1.0		1.0		2.0	ns	
$t_{LAD}$	Logic array delay			6.0		6.0		8.0	ns	
$t_{LAC}$	Logic control array delay			6.0		6.0		8.0	ns	
$t_{IOE}$	Internal output enable delay	(2)		3.0		—		4.0	ns	
$t_{OD1}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	$C_1 = 35\text{ pF}$		4.0		4.0		5.0	ns	
$t_{OD2}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	$C_1 = 35\text{ pF}$ (7)		5.0		—		6.0	ns	
$t_{OD3}$	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V}$ or $3.3\text{ V}$	$C_1 = 35\text{ pF}$ (2)		8.0		—		9.0	ns	
$t_{ZX1}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	$C_1 = 35\text{ pF}$		6.0		6.0		10.0	ns	
$t_{ZX2}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	$C_1 = 35\text{ pF}$ (7)		7.0		—		11.0	ns	
$t_{ZX3}$	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V}$ or $3.3\text{ V}$	$C_1 = 35\text{ pF}$ (2)		10.0		—		14.0	ns	
$t_{XZ}$	Output buffer disable delay	$C_1 = 5\text{ pF}$		6.0		6.0		10.0	ns	
$t_{SU}$	Register setup time		4.0		4.0		4.0		ns	
$t_H$	Register hold time		4.0		4.0		5.0		ns	
$t_{FSU}$	Register setup time of fast input	(2)	2.0		—		4.0		ns	
$t_{FH}$	Register hold time of fast input	(2)	2.0		—		3.0		ns	
$t_{RD}$	Register delay			1.0		1.0		1.0	ns	
$t_{COMB}$	Combinatorial delay			1.0		1.0		1.0	ns	
$t_{IC}$	Array clock delay			6.0		6.0		8.0	ns	
$t_{EN}$	Register enable time			6.0		6.0		8.0	ns	
$t_{GLOB}$	Global control delay			1.0		1.0		3.0	ns	
$t_{PRE}$	Register preset time			4.0		4.0		4.0	ns	
$t_{CLR}$	Register clear time			4.0		4.0		4.0	ns	
$t_{PIA}$	PIA delay			2.0		2.0		3.0	ns	
$t_{LPA}$	Low-power adder	(8)		13.0		15.0		15.0	ns	

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (7) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

[Tables 27](#) and [28](#) show the EPM7032S AC operating conditions.

<b>Table 27. EPM7032S External Timing Parameters (Part 1 of 2)</b> <span style="color: green;">Note (1)</span>										
<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Speed Grade</b>						<b>Unit</b>	
			<b>-5</b>		<b>-6</b>		<b>-7</b>			
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>		
$t_{PD1}$	Input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0 ns
$t_{PD2}$	I/O input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0 ns
$t_{SU}$	Global clock setup time		2.9		4.0		5.0		7.0	
$t_H$	Global clock hold time		0.0		0.0		0.0		0.0	
$t_{FSU}$	Global clock setup time of fast input		2.5		2.5		2.5		3.0	
$t_{FH}$	Global clock hold time of fast input		0.0		0.0		0.0		0.5	
$t_{CO1}$	Global clock to output delay	$C1 = 35 \text{ pF}$		3.2		3.5		4.3		5.0 ns
$t_{CH}$	Global clock high time		2.0		2.5		3.0		4.0	
$t_{CL}$	Global clock low time		2.0		2.5		3.0		4.0	
$t_{ASU}$	Array clock setup time		0.7		0.9		1.1		2.0	
$t_{AH}$	Array clock hold time		1.8		2.1		2.7		3.0	
$t_{ACO1}$	Array clock to output delay	$C1 = 35 \text{ pF}$		5.4		6.6		8.2		10.0 ns
$t_{ACH}$	Array clock high time		2.5		2.5		3.0		4.0	
$t_{ACL}$	Array clock low time		2.5		2.5		3.0		4.0	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0	
$t_{ODH}$	Output data hold time after clock	$C1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		1.0	
$t_{CNT}$	Minimum global clock period			5.7		7.0		8.6		10.0 ns
$f_{CNT}$	Maximum internal global clock frequency	(4)	175.4		142.9		116.3		100.0	MHz
$t_{ACNT}$	Minimum array clock period			5.7		7.0		8.6		10.0 ns

**Table 27. EPM7032S External Timing Parameters (Part 2 of 2) Note (1)**

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$f_{ACNT}$	Maximum internal array clock frequency	(4)	175.4		142.9		116.3		100.0		MHz	
$f_{MAX}$	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz	

**Table 28. EPM7032S Internal Timing Parameters Note (1)**

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
$t_{IO}$	I/O input pad and buffer delay			0.2		0.2		0.3		0.5	ns	
$t_{FIN}$	Fast input delay			2.2		2.1		2.5		1.0	ns	
$t_{SEXP}$	Shared expander delay			3.1		3.8		4.6		5.0	ns	
$t_{PEXP}$	Parallel expander delay			0.9		1.1		1.4		0.8	ns	
$t_{LAD}$	Logic array delay			2.6		3.3		4.0		5.0	ns	
$t_{LAC}$	Logic control array delay			2.5		3.3		4.0		5.0	ns	
$t_{IOE}$	Internal output enable delay			0.7		0.8		1.0		2.0	ns	
$t_{OD1}$	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns	
$t_{OD2}$	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		0.9		2.0	ns	
$t_{OD3}$	Output buffer and pad delay	C1 = 35 pF		5.2		5.3		5.4		5.5	ns	
$t_{ZX1}$	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns	
$t_{ZX2}$	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns	
$t_{ZX3}$	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns	
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns	
$t_{SU}$	Register setup time		0.8		1.0		1.3		2.0		ns	
$t_H$	Register hold time		1.7		2.0		2.5		3.0		ns	
$t_{FSU}$	Register setup time of fast input		1.9		1.8		1.7		3.0		ns	
$t_{FH}$	Register hold time of fast input		0.6		0.7		0.8		0.5		ns	
$t_{RD}$	Register delay			1.2		1.6		1.9		2.0	ns	
$t_{COMB}$	Combinatorial delay			0.9		1.1		1.4		2.0	ns	
$t_C$	Array clock delay			2.7		3.4		4.2		5.0	ns	
$t_{EN}$	Register enable time			2.6		3.3		4.0		5.0	ns	
$t_{GLOB}$	Global control delay			1.6		1.4		1.7		1.0	ns	
$t_{PRE}$	Register preset time			2.0		2.4		3.0		3.0	ns	
$t_{CLR}$	Register clear time			2.0		2.4		3.0		3.0	ns	

**Table 35. EPM7192S External Timing Parameters (Part 2 of 2)** Note (1)


Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
$t_{AH}$	Array clock hold time		1.8		3.0		4.0		ns	
$t_{ACO1}$	Array clock to output delay	$C1 = 35 \text{ pF}$		7.8		10.0		15.0	ns	
$t_{ACH}$	Array clock high time		3.0		4.0		6.0		ns	
$t_{ACL}$	Array clock low time		3.0		4.0		6.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns	
$t_{ODH}$	Output data hold time after clock	$C1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			8.0		10.0		13.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(4)	125.0		100.0		76.9		MHz	
$t_{ACNT}$	Minimum array clock period			8.0		10.0		13.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz	
$f_{MAX}$	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz	

**Table 36. EPM7192S Internal Timing Parameters (Part 1 of 2)** Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			0.3		0.5		2.0	ns	
$t_{IO}$	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
$t_{FIN}$	Fast input delay			3.2		1.0		2.0	ns	
$t_{SEXP}$	Shared expander delay			4.2		5.0		8.0	ns	
$t_{PEXP}$	Parallel expander delay			1.2		0.8		1.0	ns	
$t_{LAD}$	Logic array delay			3.1		5.0		6.0	ns	
$t_{LAC}$	Logic control array delay			3.1		5.0		6.0	ns	
$t_{IOE}$	Internal output enable delay			0.9		2.0		3.0	ns	
$t_{OD1}$	Output buffer and pad delay	$C1 = 35 \text{ pF}$		0.5		1.5		4.0	ns	
$t_{OD2}$	Output buffer and pad delay	$C1 = 35 \text{ pF}$ (6)		1.0		2.0		5.0	ns	
$t_{OD3}$	Output buffer and pad delay	$C1 = 35 \text{ pF}$		5.5		5.5		7.0	ns	
$t_{ZX1}$	Output buffer enable delay	$C1 = 35 \text{ pF}$		4.0		5.0		6.0	ns	
$t_{ZX2}$	Output buffer enable delay	$C1 = 35 \text{ pF}$ (6)		4.5		5.5		7.0	ns	
$t_{ZX3}$	Output buffer enable delay	$C1 = 35 \text{ pF}$		9.0		9.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	$C1 = 5 \text{ pF}$		4.0		5.0		6.0	ns	
$t_{SU}$	Register setup time		1.1		2.0		4.0		ns	


**Figure 15** shows typical supply current versus frequency for MAX 7000S devices.

**Figure 15.**  $I_{CC}$  vs. Frequency for MAX 7000S Devices (Part 1 of 2)




**Figure 15.  $I_{CC}$  vs. Frequency for MAX 7000S Devices (Part 2 of 2)**

EPM7192S



EPM7256S




## Device Pin-Outs

See the Altera web site (<http://www.altera.com>) or the *Altera Digital Library* for pin-out information.

Figures 16 through 22 show the package pin-out diagrams for MAX 7000 devices.

### Figure 16. 44-Pin Package Pin-Out Diagram

Package outlines not drawn to scale.




#### Notes:


- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.

**Figure 21. 192-Pin Package Pin-Out Diagram**

Package outline not drawn to scale.

**Figure 22. 208-Pin Package Pin-Out Diagram**

Package outline not drawn to scale.





101 Innovation Drive

San Jose, CA 95134

(408) 544-7000

[www.altera.com](http://www.altera.com)

**Applications Hotline:**

(800) 800-EPLD

**Literature Services:**

[literature@altera.com](mailto:literature@altera.com)

Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

