



Welcome to [E-XFL.COM](#)

#### [Understanding Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

##### **Details**

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	164
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/epm7256sqc208-10n">https://www.e-xfl.com/product-detail/intel/epm7256sqc208-10n</a>

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest
- Programming support
  - Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices
  - The BitBlaster™ serial download cable, ByteBlasterMV™ parallel port download cable, and MasterBlaster™ serial/universal serial bus (USB) download cable program MAX 7000S devices

## General Description

The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2*. See [Table 3](#) for available speed grades.

**Table 3. MAX 7000 Speed Grades**

Device	Speed Grade									
	-5	-6	-7	-10P	-10	-12P	-12	-15	-15T	-20
EPM7032		✓	✓		✓		✓	✓	✓	
EPM7032S	✓	✓	✓		✓					
EPM7064		✓	✓		✓		✓	✓		
EPM7064S	✓	✓	✓		✓					
EPM7096			✓		✓		✓	✓		
EPM7128E			✓	✓	✓		✓	✓		✓
EPM7128S		✓	✓		✓			✓		
EPM7160E				✓	✓		✓	✓		✓
EPM7160S	✓	✓		✓			✓			
EPM7192E						✓	✓	✓		✓
EPM7192S			✓		✓			✓		
EPM7256E						✓	✓	✓		✓
EPM7256S			✓		✓			✓		

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. [Figure 1](#) shows the architecture of EPM7032, EPM7064, and EPM7096 devices.

**Figure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram**





Figure 4 shows a MAX 7000E and MAX 7000S device macrocell.

**Figure 4. MAX 7000E & MAX 7000S Device Macrocell**



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.


For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

### Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay ( $t_{SEXP}$ ) is incurred when shareable expanders are used. [Figure 5](#) shows how shareable expanders can feed multiple macrocells.

**Figure 5. Shareable Expanders**

Shareable expanders can be shared by any or all macrocells in an LAB.



### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to  $V_{CC}$ , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

## In-System Programming Capability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally  $50\text{ k}\frac{3}{4}$ .

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5.0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

The Jam<sup>TM</sup> Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.

The programming times described in Tables 6 through 8 are associated with the worst-case method using the enhanced ISP algorithm.

**Table 6. MAX 7000S  $t_{PPULSE}$  & Cycle $T_{CCK}$  Values**

Device	Programming		Stand-Alone Verification	
	$t_{PPULSE}$ (s)	Cycle $T_{CCK}$	$t_{VPULSE}$ (s)	Cycle $V_{TCK}$
EPM7032S	4.02	342,000	0.03	200,000
EPM7064S	4.50	504,000	0.03	308,000
EPM7128S	5.11	832,000	0.03	528,000
EPM7160S	5.35	1,001,000	0.03	640,000
EPM7192S	5.71	1,192,000	0.03	764,000
EPM7256S	6.43	1,603,000	0.03	1,024,000

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

**Table 7. MAX 7000S In-System Programming Times for Different Test Clock Frequencies**

Device	$f_{TCK}$								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032S	4.06	4.09	4.19	4.36	4.71	5.73	7.44	10.86	s
EPM7064S	4.55	4.60	4.76	5.01	5.51	7.02	9.54	14.58	s
EPM7128S	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	s
EPM7160S	5.45	5.55	5.85	6.35	7.35	10.35	15.36	25.37	s
EPM7192S	5.83	5.95	6.30	6.90	8.09	11.67	17.63	29.55	s
EPM7256S	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	s

**Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies**

Device	$f_{TCK}$								Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032S	0.05	0.07	0.13	0.23	0.43	1.03	2.03	4.03	s
EPM7064S	0.06	0.09	0.18	0.34	0.64	1.57	3.11	6.19	s
EPM7128S	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	s
EPM7160S	0.09	0.16	0.35	0.67	1.31	3.23	6.43	12.83	s
EPM7192S	0.11	0.18	0.41	0.79	1.56	3.85	7.67	15.31	s
EPM7256S	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	s

Figure 9 shows the timing requirements for the JTAG signals.

**Figure 9. MAX 7000 JTAG Waveforms**




Table 12 shows the JTAG timing parameters and values for MAX 7000S devices.

**Table 12. JTAG Timing Parameters & Values for MAX 7000S Devices**

Symbol	Parameter	Min	Max	Unit
$t_{JCP}$	TCK clock period	100		ns
$t_{JCH}$	TCK clock high time	50		ns
$t_{JCL}$	TCK clock low time	50		ns
$t_{JPSU}$	JTAG port setup time	20		ns
$t_{JPH}$	JTAG port hold time	45		ns
$t_{JPZC}$	JTAG port clock to output		25	ns
$t_{JPZX}$	JTAG port high impedance to valid output		25	ns
$t_{JPXZ}$	JTAG port valid output to high impedance		25	ns
$t_{JSU}$	Capture register setup time	20		ns
$t_{JSH}$	Capture register hold time	45		ns
$t_{JSZC}$	Update register clock to output		25	ns
$t_{JSZX}$	Update register high impedance to valid output		25	ns
$t_{JSXZ}$	Update register valid output to high impedance		25	ns

For more information, see [Application Note 39 \(IEEE 1149.1 \(JTAG\) Boundary-Scan Testing in Altera Devices\)](#).

**Table 15. MAX 7000 5.0-V Device DC Operating Conditions** Note (9)

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{IH}$	High-level input voltage		2.0	$V_{CCINT} + 0.5$	V
$V_{IL}$	Low-level input voltage		-0.5 (8)	0.8	V
$V_{OH}$	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (10)	2.4		V
	3.3-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (10)	2.4		V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}$ (10)	$V_{CCIO} - 0.2$		V
$V_{OL}$	5.0-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V}$ (11)		0.45	V
	3.3-V low-level TTL output voltage	$I_{OL} = 12 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (11)		0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.0 \text{ V}$ (11)		0.2	V
$I_I$	Leakage current of dedicated input pins	$V_I = -0.5 \text{ to } 5.5 \text{ V}$ (11)	-10	10	$\mu\text{A}$
$I_{OZ}$	I/O pin tri-state output off-state current	$V_I = -0.5 \text{ to } 5.5 \text{ V}$ (11), (12)	-40	40	$\mu\text{A}$

**Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices** Note (13)


Symbol	Parameter	Conditions	Min	Max	Unit
$C_{IN}$	Input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		12	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		12	pF

**Table 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices** Note (13)

Symbol	Parameter	Conditions	Min	Max	Unit
$C_{IN}$	Input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		15	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		15	pF

**Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S Devices** Note (13)

Symbol	Parameter	Conditions	Min	Max	Unit
$C_{IN}$	Dedicated input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		10	pF
$C_{I/O}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		10	pF

**Figure 12. MAX 7000 Timing Model****Notes:**

- (1) Only available in MAX 7000E and MAX 7000S devices.
- (2) Not available in 44-pin devices.

The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. [Figure 13](#) shows the internal timing relationship of internal and external delay parameters.



For more information, see [Application Note 94 \(Understanding MAX 7000 Timing\)](#).

**Table 20. MAX 7000 & MAX 7000E Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade -6		Speed Grade -7		Unit
			Min	Max	Min	Max	
$t_{IN}$	Input pad and buffer delay			0.4		0.5	ns
$t_{IO}$	I/O input pad and buffer delay			0.4		0.5	ns
$t_{FIN}$	Fast input delay	(2)		0.8		1.0	ns
$t_{SEXP}$	Shared expander delay			3.5		4.0	ns
$t_{PEXP}$	Parallel expander delay			0.8		0.8	ns
$t_{LAD}$	Logic array delay			2.0		3.0	ns
$t_{LAC}$	Logic control array delay			2.0		3.0	ns
$t_{IOE}$	Internal output enable delay	(2)				2.0	ns
$t_{OD1}$	Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 5.0$ V	C1 = 35 pF		2.0		2.0	ns
$t_{OD2}$	Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		2.5		2.5	ns
$t_{OD3}$	Output buffer and pad delay Slow slew rate = on, $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		7.0		7.0	ns
$t_{ZX1}$	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 5.0$ V	C1 = 35 pF		4.0		4.0	ns
$t_{ZX2}$	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		4.5		4.5	ns
$t_{ZX3}$	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0	ns
$t_{SU}$	Register setup time		3.0		3.0		ns
$t_H$	Register hold time		1.5		2.0		ns
$t_{FSU}$	Register setup time of fast input	(2)	2.5		3.0		ns
$t_{FH}$	Register hold time of fast input	(2)	0.5		0.5		ns
$t_{RD}$	Register delay			0.8		1.0	ns
$t_{COMB}$	Combinatorial delay			0.8		1.0	ns
$t_{IC}$	Array clock delay			2.5		3.0	ns
$t_{EN}$	Register enable time			2.0		3.0	ns
$t_{GLOB}$	Global control delay			0.8		1.0	ns
$t_{PRE}$	Register preset time			2.0		2.0	ns
$t_{CLR}$	Register clear time			2.0		2.0	ns
$t_{PIA}$	PIA delay			0.8		1.0	ns
$t_{LPA}$	Low-power adder	(8)		10.0		10.0	ns

**Table 21. MAX 7000 & MAX 7000E External Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-10P)		MAX 7000 (-10) MAX 7000E (-10)			
			Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{PD2}$	I/O input to non-registered output	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{SU}$	Global clock setup time		7.0		8.0		ns	
$t_H$	Global clock hold time		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input	(2)	3.0		3.0		ns	
$t_{FH}$	Global clock hold time of fast input	(2)	0.5		0.5		ns	
$t_{CO1}$	Global clock to output delay	$C_1 = 35 \text{ pF}$		5.0		5	ns	
$t_{CH}$	Global clock high time		4.0		4.0		ns	
$t_{CL}$	Global clock low time		4.0		4.0		ns	
$t_{ASU}$	Array clock setup time		2.0		3.0		ns	
$t_{AH}$	Array clock hold time		3.0		3.0		ns	
$t_{ACO1}$	Array clock to output delay	$C_1 = 35 \text{ pF}$		10.0		10.0	ns	
$t_{ACH}$	Array clock high time		4.0		4.0		ns	
$t_{ACL}$	Array clock low time		4.0		4.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns	
$t_{ODH}$	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (4)	1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			10.0		10.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(5)	100.0		100.0		MHz	
$t_{ACNT}$	Minimum array clock period			10.0		10.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(5)	100.0		100.0		MHz	
$f_{MAX}$	Maximum clock frequency	(6)	125.0		125.0		MHz	

**Table 24. MAX 7000 & MAX 7000E Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade				Unit	
			MAX 7000E (-12P)		MAX 7000 (-12) MAX 7000E (-12)			
			Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			1.0		2.0	ns	
$t_{IO}$	I/O input pad and buffer delay			1.0		2.0	ns	
$t_{FIN}$	Fast input delay	(2)		1.0		1.0	ns	
$t_{SEXP}$	Shared expander delay			7.0		7.0	ns	
$t_{PEXP}$	Parallel expander delay			1.0		1.0	ns	
$t_{LAD}$	Logic array delay			7.0		5.0	ns	
$t_{LAC}$	Logic control array delay			5.0		5.0	ns	
$t_{IOE}$	Internal output enable delay	(2)		2.0		2.0	ns	
$t_{OD1}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		1.0		3.0	ns	
$t_{OD2}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		2.0		4.0	ns	
$t_{OD3}$	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		5.0		7.0	ns	
$t_{ZX1}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0$ V	C1 = 35 pF		6.0		6.0	ns	
$t_{ZX2}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3$ V	C1 = 35 pF (7)		7.0		7.0	ns	
$t_{ZX3}$	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0$ V or 3.3 V	C1 = 35 pF (2)		10.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		6.0		6.0	ns	
$t_{SU}$	Register setup time		1.0		4.0		ns	
$t_H$	Register hold time		6.0		4.0		ns	
$t_{FSU}$	Register setup time of fast input	(2)	4.0		2.0		ns	
$t_{FH}$	Register hold time of fast input	(2)	0.0		2.0		ns	
$t_{RD}$	Register delay			2.0		1.0	ns	
$t_{COMB}$	Combinatorial delay			2.0		1.0	ns	
$t_{IC}$	Array clock delay			5.0		5.0	ns	
$t_{EN}$	Register enable time			7.0		5.0	ns	
$t_{GLOB}$	Global control delay			2.0		0.0	ns	
$t_{PRE}$	Register preset time			4.0		3.0	ns	
$t_{CLR}$	Register clear time			4.0		3.0	ns	
$t_{PIA}$	PIA delay			1.0		1.0	ns	
$t_{LPA}$	Low-power adder	(8)		12.0		12.0	ns	

**Table 26. MAX 7000 & MAX 7000E Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade						Unit	
			-15		-15T		-20			
			Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			2.0		2.0		3.0	ns	
$t_{IO}$	I/O input pad and buffer delay			2.0		2.0		3.0	ns	
$t_{FIN}$	Fast input delay	(2)		2.0		—		4.0	ns	
$t_{SEXP}$	Shared expander delay			8.0		10.0		9.0	ns	
$t_{PEXP}$	Parallel expander delay			1.0		1.0		2.0	ns	
$t_{LAD}$	Logic array delay			6.0		6.0		8.0	ns	
$t_{LAC}$	Logic control array delay			6.0		6.0		8.0	ns	
$t_{IOE}$	Internal output enable delay	(2)		3.0		—		4.0	ns	
$t_{OD1}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	$C_1 = 35\text{ pF}$		4.0		4.0		5.0	ns	
$t_{OD2}$	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	$C_1 = 35\text{ pF}$ (7)		5.0		—		6.0	ns	
$t_{OD3}$	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V}$ or $3.3\text{ V}$	$C_1 = 35\text{ pF}$ (2)		8.0		—		9.0	ns	
$t_{ZX1}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0\text{ V}$	$C_1 = 35\text{ pF}$		6.0		6.0		10.0	ns	
$t_{ZX2}$	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3\text{ V}$	$C_1 = 35\text{ pF}$ (7)		7.0		—		11.0	ns	
$t_{ZX3}$	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0\text{ V}$ or $3.3\text{ V}$	$C_1 = 35\text{ pF}$ (2)		10.0		—		14.0	ns	
$t_{XZ}$	Output buffer disable delay	$C_1 = 5\text{ pF}$		6.0		6.0		10.0	ns	
$t_{SU}$	Register setup time		4.0		4.0		4.0		ns	
$t_H$	Register hold time		4.0		4.0		5.0		ns	
$t_{FSU}$	Register setup time of fast input	(2)	2.0		—		4.0		ns	
$t_{FH}$	Register hold time of fast input	(2)	2.0		—		3.0		ns	
$t_{RD}$	Register delay			1.0		1.0		1.0	ns	
$t_{COMB}$	Combinatorial delay			1.0		1.0		1.0	ns	
$t_{IC}$	Array clock delay			6.0		6.0		8.0	ns	
$t_{EN}$	Register enable time			6.0		6.0		8.0	ns	
$t_{GLOB}$	Global control delay			1.0		1.0		3.0	ns	
$t_{PRE}$	Register preset time			4.0		4.0		4.0	ns	
$t_{CLR}$	Register clear time			4.0		4.0		4.0	ns	
$t_{PIA}$	PIA delay			2.0		2.0		3.0	ns	
$t_{LPA}$	Low-power adder	(8)		13.0		15.0		15.0	ns	

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (7) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

[Tables 27](#) and [28](#) show the EPM7032S AC operating conditions.

<b>Table 27. EPM7032S External Timing Parameters (Part 1 of 2)</b> <span style="color: green;">Note (1)</span>										
<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Speed Grade</b>						<b>Unit</b>	
			<b>-5</b>		<b>-6</b>		<b>-7</b>			
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>		
$t_{PD1}$	Input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0 ns
$t_{PD2}$	I/O input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0 ns
$t_{SU}$	Global clock setup time		2.9		4.0		5.0		7.0	
$t_H$	Global clock hold time		0.0		0.0		0.0		0.0	
$t_{FSU}$	Global clock setup time of fast input		2.5		2.5		2.5		3.0	
$t_{FH}$	Global clock hold time of fast input		0.0		0.0		0.0		0.5	
$t_{CO1}$	Global clock to output delay	$C1 = 35 \text{ pF}$		3.2		3.5		4.3		5.0 ns
$t_{CH}$	Global clock high time		2.0		2.5		3.0		4.0	
$t_{CL}$	Global clock low time		2.0		2.5		3.0		4.0	
$t_{ASU}$	Array clock setup time		0.7		0.9		1.1		2.0	
$t_{AH}$	Array clock hold time		1.8		2.1		2.7		3.0	
$t_{ACO1}$	Array clock to output delay	$C1 = 35 \text{ pF}$		5.4		6.6		8.2		10.0 ns
$t_{ACH}$	Array clock high time		2.5		2.5		3.0		4.0	
$t_{ACL}$	Array clock low time		2.5		2.5		3.0		4.0	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0	
$t_{ODH}$	Output data hold time after clock	$C1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		1.0	
$t_{CNT}$	Minimum global clock period			5.7		7.0		8.6		10.0 ns
$f_{CNT}$	Maximum internal global clock frequency	(4)	175.4		142.9		116.3		100.0	MHz
$t_{ACNT}$	Minimum array clock period			5.7		7.0		8.6		10.0 ns

**Table 28. EPM7032S Internal Timing Parameters** Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{PIA}$	PIA delay	(7)		1.1		1.1		1.4		1.0	ns	
$t_{LPA}$	Low-power adder	(8)		12.0		10.0		10.0		11.0	ns	

**Notes to tables:**

- (1) These values are specified under the recommended operating conditions shown in [Table 14](#). See [Figure 13](#) for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The  $t_{LPA}$  parameter must be added to this minimum width if the clear or reset signal incorporates the  $t_{LAD}$  parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $t_{ACL}$ , and  $t_{CPPW}$  parameters for macrocells running in the low-power mode.

[Tables 29](#) and [30](#) show the EPM7064S AC operating conditions.

**Table 29. EPM7064S External Timing Parameters (Part 1 of 2)** Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0	ns	
$t_{PD2}$	I/O input to non-registered output	$C1 = 35 \text{ pF}$		5.0		6.0		7.5		10.0	ns	
$t_{SU}$	Global clock setup time		2.9		3.6		6.0		7.0		ns	
$t_H$	Global clock hold time		0.0		0.0		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns	
$t_{FH}$	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns	
$t_{CO1}$	Global clock to output delay	$C1 = 35 \text{ pF}$		3.2		4.0		4.5		5.0	ns	
$t_{CH}$	Global clock high time		2.0		2.5		3.0		4.0		ns	
$t_{CL}$	Global clock low time		2.0		2.5		3.0		4.0		ns	
$t_{ASU}$	Array clock setup time		0.7		0.9		3.0		2.0		ns	
$t_{AH}$	Array clock hold time		1.8		2.1		2.0		3.0		ns	

**Table 29. EPM7064S External Timing Parameters (Part 2 of 2)** Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{ACO1}$	Array clock to output delay	$C_1 = 35 \text{ pF}$		5.4		6.7		7.5		10.0	ns	
$t_{ACH}$	Array clock high time		2.5		2.5		3.0		4.0		ns	
$t_{ACL}$	Array clock low time		2.5		2.5		3.0		4.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns	
$t_{ODH}$	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			5.7		7.1		8.0		10.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(4)	175.4		140.8		125.0		100.0		MHz	
$t_{ACNT}$	Minimum array clock period			5.7		7.1		8.0		10.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz	
$f_{MAX}$	Maximum clock frequency	(5)	250.0		200.0		166.7		125.0		MHz	

**Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2)** Note (1)

Symbol	Parameter	Conditions	Speed Grade								Unit	
			-5		-6		-7		-10			
			Min	Max	Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
$t_{IO}$	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns	
$t_{FIN}$	Fast input delay			2.2		2.6		1.0		1.0	ns	
$t_{SEXP}$	Shared expander delay			3.1		3.8		4.0		5.0	ns	
$t_{PEXP}$	Parallel expander delay			0.9		1.1		0.8		0.8	ns	
$t_{LAD}$	Logic array delay			2.6		3.2		3.0		5.0	ns	
$t_{LAC}$	Logic control array delay			2.5		3.2		3.0		5.0	ns	
$t_{IOE}$	Internal output enable delay			0.7		0.8		2.0		2.0	ns	
$t_{OD1}$	Output buffer and pad delay	$C_1 = 35 \text{ pF}$		0.2		0.3		2.0		1.5	ns	
$t_{OD2}$	Output buffer and pad delay	$C_1 = 35 \text{ pF}$ (6)		0.7		0.8		2.5		2.0	ns	
$t_{OD3}$	Output buffer and pad delay	$C_1 = 35 \text{ pF}$		5.2		5.3		7.0		5.5	ns	
$t_{ZX1}$	Output buffer enable delay	$C_1 = 35 \text{ pF}$		4.0		4.0		4.0		5.0	ns	
$t_{ZX2}$	Output buffer enable delay	$C_1 = 35 \text{ pF}$ (6)		4.5		4.5		4.5		5.5	ns	
$t_{ZX3}$	Output buffer enable delay	$C_1 = 35 \text{ pF}$		9.0		9.0		9.0		9.0	ns	
$t_{XZ}$	Output buffer disable delay	$C_1 = 5 \text{ pF}$		4.0		4.0		4.0		5.0	ns	
$t_{SU}$	Register setup time		0.8		1.0		3.0		2.0		ns	
$t_H$	Register hold time		1.7		2.0		2.0		3.0		ns	

Tables 37 and 38 show the EPM7256S AC operating conditions.


Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
$t_{PD1}$	Input to non-registered output	$C_1 = 35 \text{ pF}$		7.5		10.0		15.0	ns	
$t_{PD2}$	I/O input to non-registered output	$C_1 = 35 \text{ pF}$		7.5		10.0		15.0	ns	
$t_{SU}$	Global clock setup time		3.9		7.0		11.0		ns	
$t_H$	Global clock hold time		0.0		0.0		0.0		ns	
$t_{FSU}$	Global clock setup time of fast input		3.0		3.0		3.0		ns	
$t_{FH}$	Global clock hold time of fast input		0.0		0.5		0.0		ns	
$t_{CO1}$	Global clock to output delay	$C_1 = 35 \text{ pF}$		4.7		5.0		8.0	ns	
$t_{CH}$	Global clock high time		3.0		4.0		5.0		ns	
$t_{CL}$	Global clock low time		3.0		4.0		5.0		ns	
$t_{ASU}$	Array clock setup time		0.8		2.0		4.0		ns	
$t_{AH}$	Array clock hold time		1.9		3.0		4.0		ns	
$t_{ACO1}$	Array clock to output delay	$C_1 = 35 \text{ pF}$		7.8		10.0		15.0	ns	
$t_{ACH}$	Array clock high time		3.0		4.0		6.0		ns	
$t_{ACL}$	Array clock low time		3.0		4.0		6.0		ns	
$t_{CPPW}$	Minimum pulse width for clear and preset	(2)		3.0		4.0		6.0	ns	
$t_{ODH}$	Output data hold time after clock	$C_1 = 35 \text{ pF}$ (3)	1.0		1.0		1.0		ns	
$t_{CNT}$	Minimum global clock period			7.8		10.0		13.0	ns	
$f_{CNT}$	Maximum internal global clock frequency	(4)	128.2		100.0		76.9		MHz	
$t_{ACNT}$	Minimum array clock period			7.8		10.0		13.0	ns	
$f_{ACNT}$	Maximum internal array clock frequency	(4)	128.2		100.0		76.9		MHz	
$f_{MAX}$	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz	

**Table 38. EPM7256S Internal Timing Parameters** Note (1)


Symbol	Parameter	Conditions	Speed Grade						Unit	
			-7		-10		-15			
			Min	Max	Min	Max	Min	Max		
$t_{IN}$	Input pad and buffer delay			0.3		0.5		2.0	ns	
$t_{IO}$	I/O input pad and buffer delay			0.3		0.5		2.0	ns	
$t_{FIN}$	Fast input delay			3.4		1.0		2.0	ns	
$t_{SEXP}$	Shared expander delay			3.9		5.0		8.0	ns	
$t_{PEXP}$	Parallel expander delay			1.1		0.8		1.0	ns	
$t_{LAD}$	Logic array delay			2.6		5.0		6.0	ns	
$t_{LAC}$	Logic control array delay			2.6		5.0		6.0	ns	
$t_{IOE}$	Internal output enable delay			0.8		2.0		3.0	ns	
$t_{OD1}$	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns	
$t_{OD2}$	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns	
$t_{OD3}$	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		8.0	ns	
$t_{ZX1}$	Output buffer enable delay	C1 = 35 pF		4.0		5.0		6.0	ns	
$t_{ZX2}$	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns	
$t_{ZX3}$	Output buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns	
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns	
$t_{SU}$	Register setup time		1.1		2.0		4.0		ns	
$t_H$	Register hold time		1.6		3.0		4.0		ns	
$t_{FSU}$	Register setup time of fast input		2.4		3.0		2.0		ns	
$t_{FH}$	Register hold time of fast input		0.6		0.5		1.0		ns	
$t_{RD}$	Register delay			1.1		2.0		1.0	ns	
$t_{COMB}$	Combinatorial delay			1.1		2.0		1.0	ns	
$t_{IC}$	Array clock delay			2.9		5.0		6.0	ns	
$t_{EN}$	Register enable time			2.6		5.0		6.0	ns	
$t_{GLOB}$	Global control delay			2.8		1.0		1.0	ns	
$t_{PRE}$	Register preset time			2.7		3.0		4.0	ns	
$t_{CLR}$	Register clear time			2.7		3.0		4.0	ns	
$t_{PIA}$	PIA delay	(7)		3.0		1.0		2.0	ns	
$t_{LPA}$	Low-power adder	(8)		10.0		11.0		13.0	ns	

**Figure 15.  $I_{CC}$  vs. Frequency for MAX 7000S Devices (Part 2 of 2)**

EPM7192S




EPM7256S



## Device Pin-Outs

See the Altera web site (<http://www.altera.com>) or the *Altera Digital Library* for pin-out information.

**Figure 17. 68-Pin Package Pin-Out Diagram***Package outlines not drawn to scale.***Notes:**

- (1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.
- (2) JTAG ports are available in MAX 7000S devices only.