





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 11460 |
| Number of Logic Elements/Cells | 242000 |
| Total RAM Bits | 15470592 |
| Number of I/O | 384 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 896-BBGA, FCBGA |
| Supplier Device Package | 896-FBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agtmc7g3f31i5n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Arria V GX, GT, SX, and ST Device Datasheet



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria® V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in -C4 (fastest), -C5, and -C6 speed grades. Industrial grade devices are offered in the -I3 and -I5 speed grades.

Related Information

Arria V Device Overview

Provides more information about the densities and packages of devices in the Arria V family.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Arria V devices.

Operating Conditions

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria V devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

[©] 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





1-5

| Symbol | Description | Condition | Minimum ⁽¹⁾ | Typical | Maximum ⁽¹⁾ | Unit |
|-----------------------------------|---|--------------------|------------------------|---------|------------------------|------|
| V | Coro voltago powor supply | -C4, -I5, -C5, -C6 | 1.07 | 1.1 | 1.13 | V |
| V CC | Core voltage power suppry | -I3 | 1.12 | 1.15 | 1.18 | V |
| V | Periphery circuitry, PCIe hard IP block, | -C4, -I5, -C5, -C6 | 1.07 | 1.1 | 1.13 | V |
| V CCP | and transceiver PCS power supply | -I3 | 1.12 | 1.15 | 1.18 | V |
| | | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| V | Configuration pine power supply | 3.0 V | 2.85 | 3.0 | 3.15 | V |
| V CCPGM | Configuration phils power supply | 2.5 V | 2.375 | 2.5 | 2.625 | V |
| | | 1.8 V | 1.71 | 1.8 | 1.89 | V |
| V _{CC_AUX} | Auxiliary supply | _ | 2.375 | 2.5 | 2.625 | V |
| V _{CCBAT} ⁽²⁾ | Battery back-up power supply | _ | 1.2 | — | 3.0 | V |
| | (For design security volatile key register) | | | | | |
| | | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| V _{CCPD} ⁽³⁾ | I/O pre-driver power supply | 3.0 V | 2.85 | 3.0 | 3.15 | V |
| | | 2.5 V | 2.375 | 2.5 | 2.625 | V |

⁽¹⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

(2) If you do not use the design security feature in Arria V devices, connect V_{CCBAT} to a 1.5-V, 2.5-V, or 3.0-V power supply. Arria V power-on reset (POR) circuitry monitors V_{CCBAT}. Arria V devices do not exit POR if V_{CCBAT} is not powered up.



⁽³⁾ V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V. V_{CCPD} must be 3.3 V when V_{CCIO} is 3.3 V.

| Symbol/Description | Condition | Tran | sceiver Speed Gra | de 3 | Unit |
|---|-----------|------|-------------------|------|--------|
| Symbol Description | Condition | Min | Тур | Max | Onic |
| | 10 Hz | _ | — | -50 | dBc/Hz |
| | 100 Hz | | | -80 | dBc/Hz |
| Transmitter DEECLK phase $poice^{(43)}$ | 1 KHz | | | -110 | dBc/Hz |
| Hansmitter REPCLK phase hoise | 10 KHz | | | -120 | dBc/Hz |
| | 100 KHz | | | -120 | dBc/Hz |
| | ≥ 1 MHz | | | -130 | dBc/Hz |
| R _{REF} | _ | | 2000 ±1% | | Ω |

Table 1-27: Transceiver Clocks Specifications for Arria V GT and ST Devices

| Symbol/Description | Condition | Tran | Unit | | |
|--|----------------------|------|------|-----|-----|
| Symbol/Description | Condition | Min | Тур | Max | om |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 125 | | MHz |
| Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency | — | 75 | — | 125 | MHz |

Table 1-28: Receiver Specifications for Arria V GT and ST Devices

| Symbol/Description | Condition | T | Linit | | | | | | |
|--|-----------|--|-------|--------|------|--|--|--|--|
| Symbol/Description | Condition | Min | Тур | Мах | Onit | | | | |
| Supported I/O Standards | | 1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS | | | | | | | |
| Data rate (6-Gbps transceiver) ⁽⁴⁴⁾ | _ | 611 | | 6553.6 | Mbps | | | | |

⁽⁴³⁾ The transmitter REFCLK phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) 10⁻¹², equivalent to 14 sigma.



⁽⁴⁴⁾ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

1-40 Transceiver Compliance Specification

| Quartus Prime 1st | | | | | | | | |
|-----------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|------|
| Post Tap Pre- Emphasis Setting | 10 (200 mV) | 20 (400 mV) | 30 (600 mV) | 35 (700 mV) | 40 (800 mV) | 45 (900 mV) | 50 (1000 mV) | Unit |
| 16 | _ | _ | 9.56 | 7.73 | 6.49 | | _ | dB |
| 17 | _ | | 10.43 | 8.39 | 7.02 | | _ | dB |
| 18 | _ | | 11.23 | 9.03 | 7.52 | | _ | dB |
| 19 | _ | | 12.18 | 9.7 | 8.02 | | _ | dB |
| 20 | _ | | 13.17 | 10.34 | 8.59 | | _ | dB |
| 21 | _ | | 14.2 | 11.1 | | | _ | dB |
| 22 | _ | | 15.38 | 11.87 | | | _ | dB |
| 23 | _ | | _ | 12.67 | _ | _ | _ | dB |
| 24 | _ | | _ | 13.48 | | | _ | dB |
| 25 | _ | | _ | 14.37 | | | _ | dB |
| 26 | _ | | | | | | _ | dB |
| 27 | _ | | | | | | _ | dB |
| 28 | _ | _ | _ | _ | _ | _ | _ | dB |
| 29 | _ | | _ | | | | _ | dB |
| 30 | _ | | | | | | _ | dB |
| 31 | _ | | | | | | _ | dB |

Related Information

SPICE Models for Altera Devices

Provides the Arria V HSSI HSPICE models.

Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.



| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|------------------------|---|-------------------------------|-----|-----|---|-----------|
| t (67) | Period jitter for dedicated clock output | $F_{OUT} \ge 100 \text{ MHz}$ | — | _ | 175 | ps (p-p) |
| OUTPJ_DC | in integer PLL | $F_{OUT} < 100 \text{ MHz}$ | — | | 17.5 | mUI (p-p) |
| + (67) | Period jitter for dedicated clock output | $F_{OUT} \ge 100 \text{ MHz}$ | _ | | 250 ⁽⁶⁸⁾ , 175 ⁽⁶⁹⁾ | ps (p-p) |
| ^L FOUTPJ_DC | in fractional PLL | F _{OUT} < 100 MHz | _ | | 25 ⁽⁶⁸⁾ , 17.5 ⁽⁶⁹⁾ | mUI (p-p) |
| t (67) | Cycle-to-cycle jitter for dedicated clock | $F_{OUT} \ge 100 \text{ MHz}$ | — | _ | 175 | ps (p-p) |
| OUTCCJ_DC | output in integer PLL | F _{OUT} < 100 MHz | — | | 17.5 | mUI (p-p) |
| t(67) | Cycle-to-cycle jitter for dedicated clock | $F_{OUT} \ge 100 \text{ MHz}$ | _ | | 250 ⁽⁶⁸⁾ , 175 ⁽⁶⁹⁾ | ps (p-p) |
| FOUTCCJ_DC | output in fractional PLL | $F_{OUT} < 100 \text{ MHz}$ | — | _ | 25 ⁽⁶⁸⁾ , 17.5 ⁽⁶⁹⁾ | mUI (p-p) |
| t (67)(70) | Period jitter for clock output on a | $F_{OUT} \ge 100 \text{ MHz}$ | _ | | 600 | ps (p-p) |
| OUTPJ_IO | regular I/O in integer PLL | F _{OUT} < 100 MHz | — | | 60 | mUI (p-p) |
| t (67)(68)(70) | Period jitter for clock output on a | $F_{OUT} \ge 100 \text{ MHz}$ | — | | 600 | ps (p-p) |
| FOUTPJ_IO | regular I/O in fractional PLL | F _{OUT} < 100 MHz | _ | _ | 60 | mUI (p-p) |
| t (67)(70) | Cycle-to-cycle jitter for clock output on | $F_{OUT} \ge 100 \text{ MHz}$ | — | | 600 | ps (p-p) |
| OUTCCJ_IO | a regular I/O in integer PLL | F _{OUT} < 100 MHz | — | _ | 60 | mUI (p-p) |
| t | Cycle-to-cycle jitter for clock output on | $F_{OUT} \ge 100 \text{ MHz}$ | — | | 600 | ps (p-p) |
| FOUTCCJ_IO | a regular I/O in fractional PLL | $F_{OUT} < 100 \text{ MHz}$ | _ | | 60 | mUI (p-p) |



⁽⁶⁷⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Memory Output Clock Jitter Specification for Arria V Devices table.

⁽⁶⁸⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05–0.95 must be \geq 1000 MHz.

⁽⁶⁹⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.

⁽⁷⁰⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Arria V Devices table.

Table 1-38: Memory Block Performance Specifications for Arria V Devices

| Momory | Mada | Resources Used | | | Performance | Unit | |
|--------------------------|---|----------------|--------|----------|-------------|------|-----|
| Memory | Mode | ALUTs | Memory | -I3, -C4 | –I5, –C5 | -C6 | Ont |
| | Single port, all supported widths | 0 | 1 | 500 | 450 | 400 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 500 | 450 | 400 | MHz |
| MLAB | Simple dual-port with read and write at the same address | 0 | 1 | 400 | 350 | 300 | MHz |
| ROM, all supported width | | _ | | 500 | 450 | 400 | MHz |
| | Single-port, all supported widths | 0 | 1 | 400 | 350 | 285 | MHz |
| | Simple dual-port, all supported widths | 0 | 1 | 400 | 350 | 285 | MHz |
| M10K Block | Simple dual-port with the read-during- write option set to Old Data , all supported widths | 0 | 1 | 315 | 275 | 240 | MHz |
| | True dual port, all supported widths | 0 | 1 | 400 | 350 | 285 | MHz |
| | ROM, all supported widths | 0 | 1 | 400 | 350 | 285 | MHz |

Internal Temperature Sensing Diode Specifications

Table 1-39: Internal Temperature Sensing Diode Specifications for Arria V Devices

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|-----------------------------|---------------|--------------------|------------|---|
| -40 to 100°C | ±8°C | No | 1 MHz | < 100 ms | 8 bits | 8 bits |

Periphery Performance

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



| Symbol | Condition | | -I3, -C4 | | | -l5, -C5 | | | -C6 | | Unit |
|--|---|------|----------|------|------|----------|------|------|-----|------|------|
| Symbol | Condition | Min | Тур | Max | Min | Тур | Мах | Min | Тур | Max | Ome |
| | SERDES factor J ≥ 8 ⁽⁷⁶⁾⁽⁷⁸⁾ , LVDS TX with RX DPA | (77) | | 1600 | (77) | | 1500 | (77) | _ | 1250 | Mbps |
| | SERDES factor J = 1 to 2, Uses DDR Registers | (77) | | (79) | (77) | | (79) | (77) | | (79) | Mbps |
| Emulated Differential I/ O Standards with Three External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾ | SERDES factor $J = 4$ to $10^{(81)}$ | (77) | _ | 945 | (77) | | 945 | (77) | _ | 945 | Mbps |
| Emulated Differential I/ O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾ | SERDES factor $J = 4$ to $10^{(81)}$ | (77) | | 200 | (77) | | 200 | (77) | _ | 200 | Mbps |
| t _{x Jitter} -True Differential | Total Jitter for Data Rate 600 Mbps – 1.25 Gbps | | | 160 | | | 160 | | _ | 160 | ps |
| | Total Jitter for Data Rate < 600 Mbps | | | 0.1 | | _ | 0.1 | _ | | 0.1 | UI |



 $^{^{(78)}}$ The V_{CC} and V_{CCP} must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽⁷⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}), provided you can close the design timing and the signal integrity simulation is clean.

⁽⁸⁰⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

⁽⁸¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications





Table 1-42: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.25 Gbps

| Jitter Freq | uency (Hz) | Sinusoidal Jitter (UI) |
|-------------|------------|------------------------|
| F1 | 10,000 | 25.000 |
| F2 | 17,565 | 25.000 |
| F3 | 1,493,000 | 0.350 |
| F4 | 50,000,000 | 0.350 |



Figure 1-15: MDIO Timing Diagram



I²C Timing Characteristics

Table 1-59: I²C Timing Requirements for Arria V Devices

| Symbol | Description | Standar | d Mode | Fast I | Mode | Unit | |
|-----------------------|---|---------|--------|--------|------|------|--|
| Symbol | Description | Min | Max | Min | Max | Ont | |
| T _{clk} | Serial clock (SCL) clock period | 10 | — | 2.5 | | μs | |
| T _{clkhigh} | SCL high time | 4.7 | — | 0.6 | | μs | |
| T _{clklow} | SCL low time | 4 | — | 1.3 | | μs | |
| T _s | Setup time for serial data line (SDA) data to SCL | 0.25 | — | 0.1 | | μs | |
| T _h | Hold time for SCL to SDA data | 0 | 3.45 | 0 | 0.9 | μs | |
| T _d | SCL to SDA output data delay | — | 0.2 | | 0.2 | μs | |
| T _{su_start} | Setup time for a repeated start condition | 4.7 | _ | 0.6 | | μs | |
| T _{hd_start} | Hold time for a repeated start condition | 4 | _ | 0.6 | | μs | |
| T _{su_stop} | Setup time for a stop condition | 4 | _ | 0.6 | _ | μs | |



| Variant | Member Code | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) |
|------------|-------------|--------------------------------|------------------------|
| | A1 | 71,015,712 | 439,960 |
| | A3 | 71,015,712 | 439,960 |
| Arria V GX | A5 | 101,740,800 | 446,360 |
| | A7 | 101,740,800 | 446,360 |
| | B1 | 137,785,088 | 457,368 |
| | B3 | 137,785,088 | 457,368 |
| | B5 | 185,915,808 | 463,128 |
| | B7 | 185,915,808 | 463,128 |
| | C3 | 71,015,712 | 439,960 |
| Arria V CT | C7 | 101,740,800 | 446,360 |
| Allia v GI | D3 | 137,785,088 | 457,368 |
| | D7 | 185,915,808 | 463,128 |
| Arria V SV | B3 | 185,903,680 | 450,968 |
| Allia V SA | B5 | 185,903,680 | 450,968 |
| Arria V ST | D3 | 185,903,680 | 450,968 |
| Allia v SI | D5 | 185,903,680 | 450,968 |

Minimum Configuration Time Estimation

Table 1-73: Minimum Configuration Time Estimation for Arria V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.



| Date | Version | Changes |
|-----------------------|-----------------------|---|
| Date December 2015 | Version 2015.12.16 | Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices table. Updated F_{clk}, T_{dutycycle}, and T_{dssfrst} specifications. Added T_{qspi_clk}, T_{din_starb}, and T_{din_end} specifications. Removed T_{dinmax} specifications. Updated the minimum specification for T_{clk} to 16.67 ns and removed the maximum specification in SPI Master Timing Requirements for Arria V Devices table. Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices table. Updated T_{clk} to T_{sdmmc_clk_out} symbol. Updated T_{sdmmc_clk_out} and T_d specifications. Added T_{sdmmc_clk}, T_{su}, and T_h specifications. Removed T_{dinmax} specifications. Updated the following diagrams: Quad SPI Flash Timing Diagram SD/MMC Timing Diagram |
| | | Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>. |



Transceiver Power Supply Requirements

Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

| Conditions | VCCR_GXB and VCCT_GXB ⁽¹²²⁾ | VCCA_GXB | VCCH_GXB | Unit |
|--|--|----------|----------|------|
| If BOTH of the following conditions are true: | 1.05 | | | |
| • Data rate > 10.3 Gbps. | | | | |
| • DFE is used. | | | | |
| If ANY of the following conditions are true ⁽¹²³⁾ : | 1.0 | 3.0 | | |
| • ATX PLL is used. | | | | |
| • Data rate > 6.5 Gbps. | | | 1.5 | V |
| • DFE (data rate ≤ 10.5 Gbps), AEQ, or EyeQ feature is used. | | | | |
| If ALL of the following conditions are true: | 0.85 | 2.5 | | |
| • ATX PLL is not used. | | | | |
| • Data rate ≤ 6.5 Gbps. | | | | |
| • DFE, AEQ, and EyeQ are not used. | | | | |

DC Characteristics

Supply Current

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



Send Feedback

⁽¹²²⁾ If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to 0.85 V, they can be shared with the VCC core supply.

⁽¹²³⁾ Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

| I/O Standard | | _{C)} (V) | V _{IH(DC)} (V) | | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | Ι (ma Δ) | I (m A) |
|-------------------------|-------|-----------------------------|-----------------------------|-----------------------------|--------------------------|--------------------------|----------------------------|-----------------------------|----------------------|----------------------|
| i/O Standard | Min | Max | Min | Max | Max | Min | Max | Min | i _{ol} (mA) | I _{oh} (MA) |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | — | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{ m CCIO}$ | $0.8 \times V_{ m CCIO}$ | 8 | -8 |
| SSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{ m CCIO}$ | $0.8 \times V_{ m CCIO}$ | 16 | -16 |
| SSTL-135 Class I, II | _ | V _{REF} – 0.09 | V _{REF} + 0.09 | — | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | _ | - |
| SSTL-125 Class I, II | _ | V _{REF} – 0.85 | V _{REF} + 0.85 | — | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | _ | _ |
| SSTL-12 Class I, II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | _ |
| HSTL-18 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | $V_{\rm CCIO}$ – 0.4 | 8 | -8 |
| HSTL-18 Class II | | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | $V_{\rm CCIO}$ – 0.4 | 16 | -16 |
| HSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | $0.25 \times V_{ m CCIO}$ | $0.75 \times V_{ m CCIO}$ | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | $0.25 \times V_{\rm CCIO}$ | $0.75 \times V_{ m CCIO}$ | 16 | -16 |
| HSUL-12 | — | V _{REF} – 0.13 | V _{REF} + 0.13 | _ | V _{REF} - 0.22 | V_{REF} + 0.22 | $0.1 \times V_{CCIO}$ | $0.9 \times V_{CCIO}$ | _ | _ |

Arria V GZ Device Datasheet

Altera Corporation



| I/O Standard | V _{CCIO} (V) | | V _{DIF(DC)} (V) | | | V _{X(AC)} (V) | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | | |
|------------------------|-----------------------|-----|--------------------------|------|----------------------------|--------------------------------------|-----------------------|------------------------------|---------------------------|-----------------------------------|----------------------------|------|-----------------------------|
| i, o standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCIO} + 0.3 | | $0.5 \times V_{CCIO}$ | _ | $0.4 \times V_{\rm CCIO}$ | 0.5 × V _{CC} IO | $0.6 \times V_{CCIO}$ | 0.3 | V _{CCIO} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | 0.5 × V _{CCIO} – 0.12 | $0.5 \times V_{CCIO}$ | $0.5 \times V_{CCIO} + 0.12$ | $0.4 \times V_{CCIO}$ | 0.5 × V _{CC} IO | 0.6 × V _{CCIO} | 0.44 | 0.44 |

Table 2-21: Differential I/O Standard Specifications for Arria V GZ Devices

| I/O Standard | | | | V _{ID} (mV) ⁽¹²⁹⁾ | | | V _{ICM(DC)} (V) | | V _{OD} (V) ⁽¹³⁰⁾ | | V _{OCM} (V) ⁽¹³⁰⁾ | | | | |
|----------------|---|-----|-------|---------------------------------------|-------------------|-----|--------------------------|--------------------------------|--------------------------------------|-------|---------------------------------------|-----|-------|------|-------|
| | Min | Тур | Max | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| PCML | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to the "Transceiver Performance Specifications" section. | | | | | | | | | | | | | | |
| 2.5 V | 2 375 | 25 | 2 625 | 100 | V _{CM} = | | 0.05 | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | — | 0.6 | 1.125 | 1.25 | 1.375 |
| (131) | 2.373 | 2.5 | 2.025 | 100 | 1.25 V | | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | — | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (132) | 2.375 | 2.5 | 2.625 | 100 | | | | | | _ | _ | | | — | |

⁽¹²⁸⁾ Differential inputs are powered by VCCPD which requires 2.5 V.



⁽¹²⁹⁾ The minimum VID value is applicable over the entire common mode range, VCM.

⁽¹³⁰⁾ RL range: $90 \le \text{RL} \le 110 \Omega$.

⁽¹³¹⁾ For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

 $^{^{(132)}}$ There are no fixed V_{ICM}, V_{OD}, and V_{OCM} specifications for BLVDS. They depend on the system topology.

| Symbol/Description | Conditions | Trans | ceiver Spee | d Grade 2 | Transc | Unit | | |
|---|------------|-------|-------------|--------------------------------|--------|------|--------------------------------|------|
| Symbol/Description | Conditions | Min | Тур | Мах | Min | Тур | Max | |
| Supported data range | _ | 600 | | 3250/ 3125 ⁽¹⁵⁸⁾ | 600 | | 3250/ 3125 ⁽¹⁵⁸⁾ | Mbps |
| t _{pll_powerdown} ⁽¹⁵⁹⁾ | _ | 1 | | | 1 | | | μs |
| t _{pll_lock} ⁽¹⁶⁰⁾ | _ | | | 10 | | | 10 | μs |

Related Information

Arria V Device Overview

For more information about device ordering codes.

Clock Network Data Rate

Table 2-29: Clock Network Maximum Data Rate Transmitter Specifications

Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

| | ATX PLL | | | CMU PLL ⁽¹⁶¹⁾ | | | fPLL | | |
|----------------------------------|---------------------------|-----------------------|-----------------|---------------------------|-----------------------|-----------------|---------------------------|-----------------------|-----------------|
| Clock Network | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span |
| x1 ⁽¹⁶²⁾ | 12.5 | _ | 6 | 12.5 | _ | 6 | 3.125 | _ | 3 |
| x6 ⁽¹⁶²⁾ | _ | 12.5 | 6 | _ | 12.5 | 6 | _ | 3.125 | 6 |
| x6 PLL Feedback ⁽¹⁶³⁾ | _ | 12.5 | Side-wide | _ | 12.5 | Side-wide | _ | _ | — |

⁽¹⁵⁸⁾ When you use fPLL as a TXPLL of the transceiver.



 $^{^{(159)}}$ t_{pll_powerdown} is the PLL powerdown minimum pulse width.

⁽¹⁶⁰⁾ $t_{pll \ lock}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽¹⁶²⁾ Channel span is within a transceiver bank.

⁽¹⁶³⁾ Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Core Performance Specifications

Clock Tree Specifications

Table 2-33: Clock Tree Performance for Arria V GZ Devices

| Sumbol | Perfo | llait | |
|---------------------------|---------|--------|-----|
| зульог | C3, I3L | C4, I4 | |
| Global and Regional Clock | 650 | 580 | MHz |
| Periphery Clock | 500 | 500 | MHz |

PLL Specifications

Table 2-34: PLL Specifications for Arria V GZ Devices

| Symbol | Parameter | Min | Тур | Мах | Unit |
|----------------------|---|-----|-----|------|------|
| f (167) | Input clock frequency (C3, I3L speed grade) | 5 | — | 800 | MHz |
| IN | Input clock frequency (C4, I4 speed grade) | 5 | — | 650 | MHz |
| f _{INPFD} | Input frequency to the PFD | 5 | _ | 325 | MHz |
| f _{FINPFD} | Fractional Input clock frequency to the PFD | 50 | _ | 160 | MHz |
| f | PLL VCO operating range (C3, I3L speed grade) | 600 | _ | 1600 | MHz |
| IVCO | PLL VCO operating range (C4, I4 speed grade) | 600 | — | 1300 | MHz |
| t _{EINDUTY} | Input clock or external feedback clock input duty cycle | 40 | _ | 60 | % |

⁽¹⁶⁷⁾ This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

⁽¹⁶⁸⁾ The VCO frequency reported by the Quartus II software in the **PLL Usage Summary** section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

Arria V GZ Device Datasheet



| Symbol | Parameter | Min | Тур | Max | Unit |
|--|--|------|-----|--|-----------|
| t (171) (172) | Input clock cycle-to-cycle jitter (f_{REF} $\geq 100~MHz)$ | — | — | 0.15 | UI (p-p) |
| 'INCCJ', | Input clock cycle-to-cycle jitter ($f_{REF} < 100 \text{ MHz}$) | -750 | | +750 | ps (p-p) |
| t _{outpj_dc} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | | | 175 | ps (p-p) |
| | Period Jitter for dedicated clock output in integer PLL (f _{OUT} < 100 Mhz) | — | | 17.5 | mUI (p-p) |
| . (173) | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | | 250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾ | ps (p-p) |
| FOUTPJ_DC | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | _ | | $25^{(176)},$ 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |
| t | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| COUTCCJ_DC | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f _{OUT} < 100 MHz) | _ | | 17.5 | mUI (p-p) |
| • (173) | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | — | | 250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾ | ps (p-p) |
| FOUTCCJ_DC | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$) | | | $25^{(176)}, \\ 17.5^{(174)}$ | mUI (p-p) |

⁽¹⁷¹⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. ⁽¹⁷²⁾ The f_{REF} is fIN/N specification applies when N = 1.

⁽¹⁷⁴⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.



⁽¹⁷³⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

Table 2-52: Worst-Case DCD on Arria V GZ I/O Pins

The DCD numbers do not cover the core clock network.

| Symbol | C3, I3L | | C4, I4 | | Linit |
|-------------------|---------|-----|--------|-----|-------|
| | Min | Max | Min | Max | Onit |
| Output Duty Cycle | 45 | 55 | 45 | 55 | % |

Configuration Specification

POR Specifications

Table 2-53: Fast and Standard POR Delay Specification for Arria V GZ Devices

Select the POR delay based on the MSEL setting as described in the "Configuration Schemes for Arria V Devices" table in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

| POR Delay | Minimum (ms) | Maximum (ms) | |
|-----------|--------------|--------------|--|
| Fast | 4 | 12 (202) | |
| Standard | 100 | 300 | |

Related Information

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

Altera Corporation



⁽²⁰²⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

Active Serial Configuration Timing

Figure 2-9: AS Configuration Timing



Timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.

Notes:

1. If you are using AS ×4 mode, this signal represents the AS_DATA[3..0] and ERCQ sends in 4-bits of data for each DCLKcycle.

2. The initialization clock can be from internal oscillator or CLKUSR pin

3. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE ges low.

Table 2-58: AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices

The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

t_{CF2CD}, t_{CF2ST0}, t_{CFG}, t_{STATUS}, and t_{CF2ST1} timing parameters are identical to the timing parameters for PS mode listed in the "PS Timing Parameters for Arria V GZ Devices" table.



| Date | Version | Changes |
|---------------|------------|--|
| June 2016 | 2016.06.20 | Changed column heading from "Value" to "Maximum" in the "Pin Capacitance for Arria V GZ Devices" table. Changed the minimum supported data rate range values from "1000" to "2000" in the "ATX PLL Specifications for Arria V GZ Devices" table. Added the supported data rates for the following output standards using true LVDS output buffer types in the "High-Speed Clock Specifications for Arria V GZ Devices" table: True RSDS output standard: data rates of up to 230 Mbps True mini-LVDS output standard: data rates of up to 340 Mbps |
| December 2015 | 2015.12.16 | Removed the CDR ppm tolerance specification from the "Receiver Specifications for Arria V GZ Devices" table. Removed transmitter rise and fall time specifications from the "Transmitter Specifications for Arria V GZ Devices" table. Changed the .rbf sizes in the "Uncompressed .rbf Sizes for Arria V GZ Devices" table. Added a footnote to the "Transmitter High-Speed I/O Specifications for Arria V GZ Devices" table. |
| June 2015 | 2015.06.16 | Changed the conditions for the reference clock rise and fall time and added a note to the condition in the "Reference Clock Specifications for Arria V GZ Devices" table. Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Receiver Specifications for Arria V GZ Devices" table. |
| January 2015 | 2015.01.30 | Added 240-Ω to the "OCT Calibration Accuracy Specifications for Arria V GZ Devices" table. Changed the CDR PPM tolerance spec in the "Receiver Specifications for Arria V GZ Devices" table. Added additional max data rate for fPLL in the "Fractional PLL Specifications for Arria V GZ Devices" table. |

