





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	3537
Number of Logic Elements/Cells	75000
Total RAM Bits	8666112
Number of I/O	416
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	896-BBGA, FCBGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxba1d4f31c5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1/O Standard		V <sub>CCIO</sub> (V)		V <sub>SWI</sub>	<sub>NG(DC)</sub> (V)	V <sub>X(AC)</sub> (V)		V <sub>SWING(AC)</sub> (V)		
	Min	Тур	Max	Min	Мах	Min	Тур	Max	Min	Max
SSTL-125	1.19	1.25	1.31	0.18	(15)	V <sub>CCIO</sub> /2 – 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> – V <sub>REF</sub> )	$2(V_{IL(AC)} - V_{REF})$

# **Differential HSTL and HSUL I/O Standards**

# Table 1-18: Differential HSTL and HSUL I/O Standards for Arria V Devices

I/O Standard	,	V <sub>CCIO</sub> (V)	)	V <sub>DI</sub>	<sub>F(DC)</sub> (V)		$V_{X(AC)}(V)$			$V_{CM(DC)}(V)$		V	<sub>DIF(AC)</sub> (V)
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Мах
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.78	_	1.12	0.78	_	1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—	0.9	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	_	$0.5  imes V_{ m CCIO}$		$0.4 \times V_{ m CCIO}$	$0.5  imes V_{ m CCIO}$	$0.6 \times V_{ m CCIO}$	0.3	V <sub>CCIO</sub> + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	$\begin{array}{c} 0.5 \times \\ V_{\rm CCIO} - \\ 0.12 \end{array}$	0.5 × V <sub>CCIO</sub>	$\begin{array}{c} 0.5 \times \\ \mathrm{V}_{\mathrm{CCIO}} \\ + \ 0.12 \end{array}$	$0.4 \times V_{\rm CCIO}$	0.5 × V <sub>CCIO</sub>	0.6 × V <sub>CCIO</sub>	0.44	0.44

# **Differential I/O Standard Specifications**

# Table 1-19: Differential I/O Standard Specifications for Arria V Devices

Differential inputs are powered by  $V_{CCPD}$  which requires 2.5 V.



### Table 1-21: Transceiver Clocks Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transceiver Speed Grade 4			Transceiver Speed Grade 6			Unit	
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	onit	
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	MHz	
Transceiver Reconfigura- tion Controller IP (mgmt_ clk_clk) clock frequency	_	75	_	125	75	_	125	MHz	

# Table 1-22: Receiver Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transceiver Speed Grade 4			Transceiver Speed Grade 6			Unit
Symbol/Description	Condition	Min	Тур	Мах	Min	Тур	Max	Onit
Supported I/O standards		1	.5 V PCML,	2.5 V PCML,	LVPECL, an	d LVDS		
Data rate <sup>(28)</sup>		611	—	6553.6	611	—	3125	Mbps
Absolute $V_{MAX}$ for a receiver pin <sup>(29)</sup>	_		_	1.2		—	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_		-0.4	—	—	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	_	_		1.6		_	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	_	_	_	2.2		_	2.2	V



 <sup>&</sup>lt;sup>(28)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
 <sup>(29)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

# Transceiver Specifications for Arria V GT and ST Devices

Table 1-26: Reference Clock Specifications	for Arria V GT and ST Devices
--	-------------------------------

Symbol/Description	Condition	Tran	sceiver Speed Gra	Upit	
Symbol/Description	Condition	Min	Тур	Мах	Onic
Supported I/O standards	1.2 V PCML, 1.4 VPCML,	1.5 V PCML, 2.5	V PCML, Differe	ential LVPECL <sup>(40)</sup>	, HCSL, and LVDS
Input frequency from REFCLK input pins	_	27		710	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(41)</sup>			400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(41)</sup>			400	ps
Duty cycle	_	45		55	%
Peak-to-peak differential input voltage	—	200		300 <sup>(42)</sup> /2000	mV
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30		33	kHz
Spread-spectrum downspread	PCIe		0 to -0.5%		_
On-chip termination resistors	—		100		Ω
V <sub>ICM</sub> (AC coupled)	—	—	1.2		V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250		550	mV



<sup>&</sup>lt;sup>(40)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

REFCLK performance requires to meet transmitter REFCLK phase noise specification. (41)

<sup>&</sup>lt;sup>(42)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Symbol/Description	Condition	Tran	sceiver Speed Gra	Unit	
Symbol Description	Condition	Min	Тур	Max	Onic
	10 Hz	_	—	-50	dBc/Hz
	100 Hz			-80	dBc/Hz
Taxa mittan papar u abassa moios(43)	1 KHz			-110	dBc/Hz
Hansmitter REPCLK phase hoise	10 KHz			-120	dBc/Hz
	100 KHz			-120	dBc/Hz
	≥ 1 MHz			-130	dBc/Hz
R <sub>REF</sub>	_		2000 ±1%		Ω

# Table 1-27: Transceiver Clocks Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Tran	Unit			
Symbol/Description	Condition	Min	Тур	Max	Onic	
fixedclk clock frequency	PCIe Receiver Detect	_	125		MHz	
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	—	125	MHz	

### Table 1-28: Receiver Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	T	Unit		
	Condition	Min	Тур	Мах	Onit
Supported I/O Standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS				
Data rate (6-Gbps transceiver) <sup>(44)</sup>	_	611		6553.6	Mbps

<sup>&</sup>lt;sup>(43)</sup> The transmitter REFCLK phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) 10<sup>-12</sup>, equivalent to 14 sigma.



<sup>&</sup>lt;sup>(44)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Sumbol/Decertion	Condition	Т	Unit		
Symbol/Description	Condition	Min	Тур	Мах	Unit
Data rate (10-Gbps transceiver) <sup>(44)</sup>	—	0.611	_	10.3125	Gbps
Absolute $\mathrm{V}_{\mathrm{MAX}}$ for a receiver $\mathrm{pin}^{\scriptscriptstyle{(45)}}$	—	_		1.2	V
Absolute $\mathrm{V}_{\mathrm{MIN}}$ for a receiver pin	—	-0.4		—	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	—	_	_	1.6	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration	_	_	_	2.2	V
Minimum differential eye opening at the receiver serial input pins <sup>(46)</sup>	—	100		_	mV
V <sub>ICM</sub> (AC coupled)	—	_	750 <sup>(47)</sup> /800	—	mV
V <sub>ICM</sub> (DC coupled)	$\leq$ 3.2Gbps <sup>(48)</sup>	670	700	730	mV
	85- $\Omega$ setting		85		Ω
Differential on-chip termination	100- $\Omega$ setting		100		Ω
resistors	120- $\Omega$ setting		120		Ω
	150-Ω setting	150			Ω
$t_{LTR}^{(49)}$	_	_		10	μs
$t_{LTD}^{(50)}$	—	4	—	—	μs

<sup>&</sup>lt;sup>(45)</sup> The device cannot tolerate prolonged operation at this absolute maximum.



<sup>&</sup>lt;sup>(46)</sup> The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

 $<sup>^{(47)}</sup>$  The AC coupled  $V_{\rm ICM}$  is 750 mV for PCIe mode only.

<sup>&</sup>lt;sup>(48)</sup> For standard protocol compliance, use AC coupling.

 $<sup>^{(49)}</sup>$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

<sup>&</sup>lt;sup>(50)</sup> t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

Protocol	Sub-protocol	Data Rate (Mbps)		
	CPRI E6LV	614.4		
	CPRI E6HV	614.4		
	CPRI E6LVII	614.4		
	CPRI E12LV	1,228.8		
	CPRI E12HV	1,228.8		
	CPRI E12LVII	1,228.8		
Common Public Radio Interface (CPRI)	CPRI E24LV	2,457.6		
	CPRI E24LVII	2,457.6		
	CPRI E30LV	3,072		
	CPRI E30LVII	3,072		
	CPRI E48LVII	4,915.2		
	CPRI E60LVII	6,144		
	CPRI E96LVIII <sup>(60)</sup>	9,830.4		
Gbps Ethernet (GbE)	GbE 1250	1,250		
	OBSAI 768	768		
ODSAL	OBSAI 1536	1,536		
ODSAI	OBSAI 3072	3,072		
	OBSAI 6144	6,144		
	SDI 270 SD	270		
Serial digital interface (SDI)	SDI 1485 HD	1,485		
	SDI 2970 3G	2,970		



<sup>&</sup>lt;sup>(60)</sup> You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		-3 speed grade			670 <sup>(63)</sup>	MHz
f	Output frequency for external clock	-4 speed grade	_	_	670 <sup>(63)</sup>	MHz
IOUT_EXT	output	–5 speed grade		_	622 <sup>(63)</sup>	MHz
		–6 speed grade			500(63)	MHz
t <sub>OUTDUTY</sub>	Duty cycle for external clock output (when set to 50%)	_	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	_		10	ns
t <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for mgmt_ clk and scanclk	_	_		100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of- device configuration or deassertion of areset	_	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_			1	ms
		Low	_	0.3	_	MHz
$f_{CLBW}$	PLL closed-loop bandwidth	Medium	_	1.5	_	MHz
		High <sup>(64)</sup>		4		MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift				±50	ps
t <sub>ARESET</sub>	Minimum pulse width on the areset signal		10		_	ns
t(65)(66)	Input clock cycle_to_cycle iitter	$F_{REF} \ge 100 \text{ MHz}$			0.15	UI (p-p)
t <sub>INCCJ</sub>		$F_{REF} < 100 \text{ MHz}$			±750	ps (p-p)

<sup>&</sup>lt;sup>(64)</sup> High bandwidth PLL settings are not supported in external feedback mode.



<sup>&</sup>lt;sup>(65)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

<sup>&</sup>lt;sup>(66)</sup>  $F_{\text{REF}}$  is  $f_{\text{IN}}/N$ , specification applies when N = 1.

# **FPP Configuration Timing**

## DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP  $\times 16$  where the *r* is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

# Table 1-65: DCLK-to-DATA[] Ratio for Arria V Devices

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
	Off	Off	1
EDD (9 bit wide)	On	Off	1
frr (o-bit wide)	Off	On	2
	On	On	2
	Off	Off	1
EDD (16 bit wide)	On	Off	2
fif (lo-bit wide)	Off	On	4
	On	On	4

# FPP Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8 and FPP ×16. For the respective DCLKto-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Arria V Devices table.

### Table 1-66: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nconfig low to nstatus low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2		μs

#### Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



		Active Serial <sup>(108)</sup>			Fast Passive Parallel <sup>(109)</sup>			
Variant	Member Code	Width	DCLK (MHz)	Minimum Configura- tion Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)	
	A1	4	100	178	16	125	36	
	A3	4	100	178	16	125	36	
	A5	4	100	255	16	125	51	
Arria V CV	A7	4	100	255	16	125	51	
Arna v GX	B1	4	100	344	16	125	69	
	В3	4	100	344	16	125	69	
	B5	4	100	465	16	125	93	
	B7	4	100	465	16	125	93	
	C3	4	100	178	16	125	36	
Amia V CT	C7	4	100	255	16	125	51	
Allia v GI	D3	4	100	344	16	125	69	
	D7	4	100	465	16	125	93	
Arria V SV	В3	4	100	465	16	125	93	
Arria V SX	B5	4	100	465	16	125	93	
Arria V ST	D3	4	100	465	16	125	93	
Arria V ST	D5	4	100	465	16	125	93	

**Related Information Configuration Files** on page 1-83

(108) DCLK frequency of 100 MHz using external CLKUSR.
 (109) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

### 1-94 Document Revision History

Term	Definition
V <sub>OX</sub>	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

# **Document Revision History**

Date	Version	Changes
December 2016	2016.12.09	<ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables: <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices</li> <li>AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices</li> <li>PS Timing Parameters for Arria V Devices</li> </ul> </li> </ul>
June 2016	2016.06.10	<ul> <li>Changed pin capacitance to maximum values.</li> <li>Updated SPI Master Timing Requirements for Arria V Devices table.</li> <li>Added T<sub>su</sub> and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated SPI Master Timing Diagram.</li> <li>Updated T<sub>clk</sub> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Arria V Devices table.</li> </ul>





### 1-96 Document Revision History

Date	Version	Changes
June 2015	2015.06.16	<ul> <li>Added the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Arria V Devices table:</li> </ul>
		True RSDS output standard: data rates of up to 360 Mbps
		<ul> <li>True mini-LVDS output standard: data rates of up to 400 Mbps</li> </ul>
		<ul> <li>Added note in the condition for Transmitter—Emulated Differential I/O Standards f<sub>HSDR</sub> data rate parameter in the High-Speed I/O Specifications for Arria V Devices table. Note: When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.</li> </ul>
		Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.
		<ul> <li>Updated T<sub>h</sub> location in I<sup>2</sup>C Timing Diagram.</li> </ul>
		<ul> <li>Updared T<sub>wp</sub> location in NAND Address Latch Timing Diagram.</li> </ul>
		<ul> <li>Corrected the unit for t<sub>DH</sub> from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices table.</li> </ul>
		• Updated the maximum value for t <sub>CO</sub> from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices table.
		• Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.
		FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1
		<ul> <li>FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is &gt;1</li> </ul>
		AS Configuration Timing Waveform
		PS Configuration Timing Waveform



Date	Version	Changes
June 2012	2.0	<ul> <li>Updated for the Quartus II software v12.0 release:</li> <li>Restructured document.</li> <li>Updated "Supply Current and Power Consumption" section.</li> <li>Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li> <li>Added Table 22, Table 23, and Table 33.</li> <li>Added Figure 1–1 and Figure 1–2.</li> <li>Added "Initialization" and "Configuration Files" sections.</li> </ul>
February 2012	1.3	<ul> <li>Updated Table 2–1.</li> <li>Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li> <li>Updated V<sub>CCP</sub> description.</li> </ul>
December 2011	1.2	Updated Table 2–1 and Table 2–3.
November 2011	1.1	<ul> <li>Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li> <li>Added Table 2–5.</li> <li>Added Figure 2–4.</li> </ul>
August 2011	1.0	Initial release.



Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description		Min	Тур	Мах	Min	Тур	Max	Onit
Programmable DC gain	DC gain setting = 0	—	0	_	_	0	—	dB
	DC gain setting = 1		2	_		2	_	dB
	DC gain setting = 2		4			4		dB
	DC gain setting = 3		6			6	_	dB
	DC gain setting = 4	_	8			8		dB

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

# Transmitter

### Table 2-25: Transmitter Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Мах	Onit
Supported I/O Standards	1.4-V and 1.5-V PCML							
Data rate (Standard PCS)	—	600	_	9900	600		8800	Mbps
Data rate (10G PCS)	_	600	_	12500	600	_	10312.5	Mbps



### Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description		Min	Тур	Max	Min	Тур	Мах	Offic
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t <sub>pll_powerdown</sub> <sup>(153)</sup>	—	1			1	_		μs
t <sub>pll_lock</sub> <sup>(154)</sup>	_			10			10	μs

#### **Related Information**

### Arria V Device Overview

For more information about device ordering codes.

# ATX PLL

### Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $t_{pll\_powerdown}$  is the PLL powerdown minimum pulse width. (153)

<sup>(154)</sup>  $t_{\text{pll} \text{ lock}}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

Symbol	Parameter	Min	Тур	Max	Unit
k <sub>VALUE</sub>	Numerator of Fraction	128	8388608	2147483648	—
f <sub>RES</sub>	Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ )	390625	5.96	0.023	Hz

### **Related Information**

- Duty Cycle Distortion (DCD) Specifications on page 2-56
- DLL Range Specifications on page 2-53

# **DSP Block Specifications**

# Table 2-35: DSP Block Performance Specifications for Arria V GZ Devices

Mada	Performance			Unit	
Mode	C3, I3L	C4	14	Onit	
Modes using One DSP Block					
Three 9 × 9	480	420		MHz	
One 18 × 18	480	420	400	MHz	
Two partial $18 \times 18$ (or $16 \times 16$ )	480	420	400	MHz	
One 27 × 27	400	350		MHz	
One 36 × 18	400	350		MHz	
One sum of two $18 \times 18$ (One sum of two $16 \times 16$ )	400	350		MHz	
One sum of square	400	350		MHz	
One $18 \times 18$ plus $36 (a \times b) + c$	400	350		MHz	
Modes using Two DSP Blocks					
Three 18 × 18	400	350		MHz	
One sum of four $18 \times 18$	380	300 N		MHz	



# **OCT Calibration Block Specifications**

# Table 2-51: OCT Calibration Block Specifications for Arria V GZ Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by the OCT calibration blocks	—	—	20	MHz
T <sub>OCTCAL</sub>	Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration		1000		Cycles
T <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for the OCT code to shift out	_	32	—	Cycles
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (See the figure below.)		2.5		ns

# Figure 2-6: Timing Diagram for oe and dyn\_term\_ctrl Signals





Note: When you enable the decompression or design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8, FPP ×16, and FPP ×32. For the respective DCLK-to-DATA[] ratio, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.

### Table 2-56: FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1

Use these timing parameters when the decompression and design security features are disabled.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nconfig low to istatus low		600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2		μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1,506 (205)	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high		1,506 (206)	μs
t <sub>CF2CK</sub> (207)	nCONFIG high to first rising edge on DCLK	1,506	—	μs
t <sub>ST2CK</sub> <sup>(2</sup>	hstatus high to first rising edge of DCLK	2	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45  imes 1/f_{ m MAX}$	_	s
t <sub>CL</sub>	DCLK low time	$0.45  imes 1/f_{ m MAX}$	_	s
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	s
f <sub>MAX</sub>	DCLK frequency (FPP ×8/×16)	_	125	MHz
	DCLK frequency (FPP ×32)		100	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(208)</sup>	175	437	μs

<sup>&</sup>lt;sup>(205)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>&</sup>lt;sup>(206)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>&</sup>lt;sup>(207)</sup> If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

# **Passive Serial Configuration Timing**

### Figure 2-10: PS Configuration Timing Waveform

Timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.



#### Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF\_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the Device and Pins Option.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.



### Table 2-60: PS Timing Parameters for Arria V GZ Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2		μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1,506 (217)	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high		1,506 (218)	μs
t <sub>CF2CK</sub> (219)	nCONFIG high to first rising edge on DCLK	1,506	—	μs
t <sub>ST2CK</sub> (219)	nSTATUS high to first rising edge of DCLK	2		μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5		ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	—	ns
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
t <sub>CL</sub>	DCLK low time	$0.45  imes 1/f_{ m MAX}$	—	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	—	s
f <sub>MAX</sub>	DCLK frequency	_	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(220)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK}$ period	_	—
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU}$ + (8576 × CLKUSR period) (221)	_	_

<sup>&</sup>lt;sup>(217)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>&</sup>lt;sup>(218)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>&</sup>lt;sup>(219)</sup> If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

<sup>&</sup>lt;sup>(220)</sup> The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

#### **Related Information**

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reconfiguration input for the ALTREMOTE\_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reset\_timer input for the ALTREMOTE\_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

# User Watchdog Internal Oscillator Frequency Specification

### Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete placeand-route.

### **Related Information**

# **Arria V Devices Documentation page**

For the Excel-based I/O Timing spreadsheet

#### Arria V GZ Device Datasheet

Altera Corporation



<sup>&</sup>lt;sup>(226)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>&</sup>lt;sup>(227)</sup> This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.