





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 3537 |
| Number of Logic Elements/Cells | 75000 |
| Total RAM Bits | 8666112 |
| Number of I/O | 416 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 896-BBGA, FCBGA |
| Supplier Device Package | 896-FBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agxba1d4f31i5n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

I/O Standard Specifications

Tables in this section list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Arria V devices.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

Single-Ended I/O Standards

| I/O Standard | | V _{CCIO} (V) | | | V _{IL} (V) | V _{IH} | (V) | V _{OL} (V) | V _{OH} (V) | I _{OL} ⁽¹³⁾ | I _{OH} ⁽¹³⁾ (mA) |
|-----------------|-------|-----------------------|-------|------|------------------------|------------------------|------------------|------------------------|--------------------------|---------------------------------|--------------------------------------|
| I/O Stanuaru | Min | Тур | Max | Min | Мах | Min | Max | Мах | Min | (mA) | IOH, (IIIA) |
| 3.3-V LVTTL | 3.135 | 3.3 | 3.465 | -0.3 | 0.8 | 1.7 | 3.6 | 0.45 | 2.4 | 4 | -4 |
| 3.3-V LVCMOS | 3.135 | 3.3 | 3.465 | -0.3 | 0.8 | 1.7 | 3.6 | 0.2 | V _{CCIO} – 0.2 | 2 | -2 |
| 3.0-V LVTTL | 2.85 | 3 | 3.15 | -0.3 | 0.8 | 1.7 | 3.6 | 0.4 | 2.4 | 2 | -2 |
| 3.0-V LVCMOS | 2.85 | 3 | 3.15 | -0.3 | 0.8 | 1.7 | 3.6 | 0.2 | V _{CCIO} – 0.2 | 0.1 | -0.1 |
| 3.0-V PCI | 2.85 | 3 | 3.15 | _ | $0.3 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$ | $0.9 \times V_{CCIO}$ | 1.5 | -0.5 |
| 3.0-V PCI-X | 2.85 | 3 | 3.15 | | $0.35 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$ | $0.9 \times V_{CCIO}$ | 1.5 | -0.5 |
| 2.5 V | 2.375 | 2.5 | 2.625 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | 2 | 1 | -1 |
| 1.8 V | 1.71 | 1.8 | 1.89 | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | 0.45 | V _{CCIO} – 0.45 | 2 | -2 |
| 1.5 V | 1.425 | 1.5 | 1.575 | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2 | -2 |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2 | -2 |

Table 1-14: Single-Ended I/O Standards for Arria V Devices

(13) To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.



| Sumbol/Decovintion | Condition | Transc | eiver Speed G | irade 4 | Transc | eiver Speed G | Unit | |
|--|-------------------------------|--------|----------------------------------|----------------|---------------|----------------------------------|------|------|
| Symbol/Description | Condition | Min | Тур | Max | Min | Тур | Max | Onit |
| Minimum differential eye opening at the receiver serial input pins ⁽³⁰⁾ | _ | 100 | _ | _ | 100 | _ | _ | mV |
| V _{ICM} (AC coupled) | _ | _ | 0.7/0.75/ 0.8 ⁽³¹⁾ | _ | _ | 0.7/0.75/ 0.8 ⁽³¹⁾ | | mV |
| V _{ICM} (DC coupled) | $\leq 3.2 \text{Gbps}^{(32)}$ | 670 | 700 | 730 | 670 | 700 | 730 | mV |
| | 85- Ω setting | | 85 | — | | 85 | _ | Ω |
| Differential on-chip | 100- Ω setting | | 100 | _ | | 100 | | Ω |
| termination resistors | 120-Ω setting | | 120 | — | | 120 | | Ω |
| | 150-Ω setting | | 150 | _ | | 150 | | Ω |
| t _{LTR} ⁽³³⁾ | | _ | _ | 10 | _ | _ | 10 | μs |
| $t_{LTD}^{(34)}$ | _ | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTD_manual} ⁽³⁵⁾ | _ | 4 | _ | — | 4 | _ | _ | μs |
| t _{LTR_LTD_manual} ⁽³⁶⁾ | | 15 | _ | | 15 | | | μs |
| Programmable ppm detector ⁽³⁷⁾ | _ | | ±62.5, 10 | 0, 125, 200, 2 | 50, 300, 500, | and 1000 | | ppm |

⁽³⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(31) The AC coupled $V_{ICM} = 700 \text{ mV}$ for Arria V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750 \text{ mV}$ for Arria V GT and ST in PCIe mode only.

⁽³²⁾ For standard protocol compliance, use AC coupling.

 $^{(33)}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{(34)}$ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

 $^{(35)}$ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR_LTD_manual}}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.



1-40 Transceiver Compliance Specification

| Quartus Prime 1st | | | Quar | tus Prime V _{OD} Se | etting | | | |
|-----------------------------------|-------------|-------------|-------------|------------------------------|-------------|-------------|--------------|------|
| Post Tap Pre- Emphasis Setting | 10 (200 mV) | 20 (400 mV) | 30 (600 mV) | 35 (700 mV) | 40 (800 mV) | 45 (900 mV) | 50 (1000 mV) | Unit |
| 16 | _ | _ | 9.56 | 7.73 | 6.49 | | _ | dB |
| 17 | _ | _ | 10.43 | 8.39 | 7.02 | | _ | dB |
| 18 | _ | | 11.23 | 9.03 | 7.52 | | _ | dB |
| 19 | _ | | 12.18 | 9.7 | 8.02 | | _ | dB |
| 20 | _ | _ | 13.17 | 10.34 | 8.59 | _ | _ | dB |
| 21 | _ | _ | 14.2 | 11.1 | _ | _ | _ | dB |
| 22 | _ | | 15.38 | 11.87 | | | _ | dB |
| 23 | _ | _ | — | 12.67 | — | | _ | dB |
| 24 | _ | | | 13.48 | _ | | _ | dB |
| 25 | _ | | | 14.37 | — | | _ | dB |
| 26 | _ | _ | _ | _ | _ | _ | _ | dB |
| 27 | _ | | | | _ | | _ | dB |
| 28 | | | | | | | _ | dB |
| 29 | _ | | | | — | | _ | dB |
| 30 | _ | | | | _ | | _ | dB |
| 31 | | | | | | | — | dB |

Related Information

SPICE Models for Altera Devices

Provides the Arria V HSSI HSPICE models.

Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.



| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--|--|-------------------------------|-----|-----|---------------------|----------|
| | | -3 speed grade | _ | _ | 670 ⁽⁶³⁾ | MHz |
| f | Output frequency for external clock | -4 speed grade | _ | _ | 670 ⁽⁶³⁾ | MHz |
| f _{out_ext} | output | –5 speed grade | _ | _ | 622 ⁽⁶³⁾ | MHz |
| | | -6 speed grade | | | 500 ⁽⁶³⁾ | MHz |
| t _{OUTDUTY} | Duty cycle for external clock output (when set to 50%) | | 45 | 50 | 55 | % |
| t _{FCOMP} | External feedback clock compensation time | _ | _ | _ | 10 | ns |
| t _{DYCONFIGCLK} | Dynamic configuration clock for mgmt_ clk and scanclk | _ | _ | _ | 100 | MHz |
| t _{LOCK} | Time required to lock from end-of- device configuration or deassertion of areset | _ | _ | | 1 | ms |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _ | | | 1 | ms |
| | | Low | _ | 0.3 | _ | MHz |
| f _{CLBW} | PLL closed-loop bandwidth | Medium | _ | 1.5 | _ | MHz |
| | | High ⁽⁶⁴⁾ | _ | 4 | _ | MHz |
| t _{PLL_PSERR} | Accuracy of PLL phase shift | — | _ | _ | ±50 | ps |
| t _{ARESET} | Minimum pulse width on the areset signal | _ | 10 | _ | _ | ns |
| + (65)(66) | Input dock and to and ittar | $F_{REF} \ge 100 \text{ MHz}$ | _ | _ | 0.15 | UI (p-p) |
| t _{INCCJ} ⁽⁶⁵⁾⁽⁶⁶⁾ | Input clock cycle-to-cycle jitter | $F_{REF} < 100 \text{ MHz}$ | _ | _ | ±750 | ps (p-p) |

⁽⁶⁴⁾ High bandwidth PLL settings are not supported in external feedback mode.



⁽⁶⁵⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

⁽⁶⁶⁾ F_{REF} is f_{IN}/N , specification applies when N = 1.

| Symbol | Condition | | -I3, -C4 | | | -l5, -C5 | | | -C6 | | Unit |
|--|---|------|----------|------|------|----------|------|------|-----|------|------|
| Symbol | Condition | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| | SERDES factor J ≥ 8 ⁽⁷⁶⁾⁽⁷⁸⁾ , LVDS TX with RX DPA | (77) | | 1600 | (77) | | 1500 | (77) | _ | 1250 | Mbps |
| | SERDES factor J = 1 to 2, Uses DDR Registers | (77) | | (79) | (77) | | (79) | (77) | _ | (79) | Mbps |
| Emulated Differential I/ O Standards with Three External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾ | SERDES factor $J = 4$ to $10^{(81)}$ | (77) | | 945 | (77) | | 945 | (77) | | 945 | Mbps |
| Emulated Differential I/ O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾ | SERDES factor $J = 4$ to $10^{(81)}$ | (77) | | 200 | (77) | | 200 | (77) | | 200 | Mbps |
| t _{x Jitter} -True Differential I/O Standards | Total Jitter for Data Rate 600 Mbps – 1.25 Gbps | | | 160 | | | 160 | | _ | 160 | ps |
| | Total Jitter for Data Rate < 600 Mbps | | | 0.1 | _ | _ | 0.1 | — | _ | 0.1 | UI |




 $^{^{(78)}}$ The V_{CC} and V_{CCP} must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽⁷⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}), provided you can close the design timing and the signal integrity simulation is clean.

⁽⁸⁰⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

⁽⁸¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Figure 1-10: SPI Slave Timing Diagram



Related Information

SPI Controller, Arria V Hard Processor System Technical Reference Manual

Provides more information about rx_sample_delay.


SD/MMC Timing Characteristics

Table 1-54: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices

After power up or cold reset, the Boot ROM uses drvsel = 3 and smplsel = 0 to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock SDMMC_CLK_OUT changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock SDMMC_CLK and the CSEL setting. The value of SDMMC_CLK is based on the external oscillator frequency and has a maximum value of 50 MHz.



Figure 1-11: SD/MMC Timing Diagram



Related Information

Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

USB Timing Characteristics


PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices

| Symbol | Description | Min | Тур | Мах | Unit |
|------------------|--|-----|-------|-----|------|
| T _{clk} | USB CLK clock period | _ | 16.67 | _ | ns |
| T _d | CLK to USB_STP/USB_DATA[7:0] output delay | 4.4 | — | 11 | ns |
| T _{su} | Setup time for USB_DIR/USB_NXT/USB_DATA[7:0] | 2 | _ | | ns |
| T _h | Hold time for USB_DIR/USB_NXT/USB_DATA[7:0] | 1 | — | | ns |



Figure 1-16: I²C Timing Diagram



NAND Timing Characteristics

Table 1-60: NAND ONFI 1.0 Timing Requirements for Arria V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the c4 output of the main HPS PLL and timing registers provided in the NAND controller.

| Symbol | Description | Min | Max | Unit |
|------------------------------------|---|-----|-----|------|
| T _{wp} ⁽⁸⁹⁾ | Write enable pulse width | 10 | _ | ns |
| T _{wh} ⁽⁸⁹⁾ | Write enable hold time | 7 | | ns |
| T _{rp} ⁽⁸⁹⁾ | Read enable pulse width | 10 | | ns |
| T _{reh} ⁽⁸⁹⁾ | Read enable hold time | 7 | | ns |
| T _{clesu} ⁽⁸⁹⁾ | Command latch enable to write enable setup time | 10 | | ns |
| T _{cleh} ⁽⁸⁹⁾ | Command latch enable to write enable hold time | 5 | | ns |
| T _{cesu} ⁽⁸⁹⁾ | Chip enable to write enable setup time | 15 | | ns |
| T _{ceh} ⁽⁸⁹⁾ | Chip enable to write enable hold time | 5 | | ns |
| T _{alesu} ⁽⁸⁹⁾ | Address latch enable to write enable setup time | 10 | | ns |
| T _{aleh} ⁽⁸⁹⁾ | Address latch enable to write enable hold time | 5 | | ns |
| T _{dsu} ⁽⁸⁹⁾ | Data to write enable setup time | 10 | | ns |

⁽⁸⁹⁾ Timing of the NAND interface is controlled through the NAND configuration registers.



1-76 FPGA JTAG Configuration Timing

| POR Delay | Minimum | Maximum | Unit |
|-----------|---------|---------|------|
| Standard | 100 | 300 | ms |

Related Information

MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

FPGA JTAG Configuration Timing

Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices

| Symbol | Description | Min | Мах | Unit |
|-------------------------|--|--------------------------------|--------------------|------|
| t _{JCP} | TCK clock period | 30, 167 ⁽⁹²⁾ | _ | ns |
| t _{JCH} | TCK clock high time | 14 | | ns |
| t _{JCL} | TCK clock low time | 14 | | ns |
| t _{JPSU (TDI)} | TDI JTAG port setup time | 2 | | ns |
| t _{JPSU (TMS)} | TMS JTAG port setup time | 3 | | ns |
| t _{JPH} | JTAG port hold time | 5 | | ns |
| t _{JPCO} | JTAG port clock to output | | 12 ⁽⁹³⁾ | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 14 ⁽⁹³⁾ | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | _ | 14 ⁽⁹³⁾ | ns |



⁽⁹²⁾ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

⁽⁹³⁾ A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

1-94 Document Revision History

| Term | Definition |
|-----------------|---|
| V _{OX} | Output differential cross point voltage |
| W | High-speed I/O block—Clock boost factor |

Document Revision History

| Date | Version | Changes |
|---------------|------------|---|
| December 2016 | 2016.12.09 | Updated V_{ICM} (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table. Added maximum specification for T_d in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table. Updated T_{init} specifications in the following tables: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices PS Timing Parameters for Arria V Devices |
| June 2016 | 2016.06.10 | Changed pin capacitance to maximum values. Updated SPI Master Timing Requirements for Arria V Devices table. Added T_{su} and T_h specifications. Removed T_{dinmax} specifications. Updated SPI Master Timing Diagram. Updated T_{clk} spec from maximum to minimum in I²C Timing Requirements for Arria V Devices table. |





| Date | Version | Changes |
|--------------|------------|--|
| January 2015 | 2015.01.30 | • Updated the description for V _{CC_AUX_SHARED} to "HPS auxiliary power supply" in the following tables: |
| | | Absolute Maximum Ratings for Arria V Devices HPS Power Supply Operating Conditions for Arria V SX and ST Devices Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards. Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification. Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design. |
| | | Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for -I3 speed grade) and 462 MHz (for -C4 speed grade) to 400 MHz. Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C5, -I5, and -C6 speed grades), 1,850 MHz (for -C4 speed grade), and 2,100 MHz (for -I3 speed grade). Changed the symbol for HPS PLL input jitter divide value from NR to N. Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables: |
| | | SPI Master Timing Requirements for Arria V Devices SPI Slave Timing Requirements for Arria V Devices Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board. Added HPS JTAG timing specifications. Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V. Updated the value in the V_{ICM} (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table. |



1-100 Document Revision History

| Date | Version | Changes |
|---------------|---------|--|
| November 2012 | 3.0 | Updated Table 2, Table 4, Table 9, Table 14, Table 16, Table 17, Table 20, Table 21, Table 25, Table 29, Table 36, Table 56, Table 57, and Table 60. Removed table: Transceiver Block Jitter Specifications for Arria V Devices. Added HPS information: Added "HPS Specifications" section. Added Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, and Table 50. Added Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, Figure 16, Figure 17, Figure 18, and Figure 19. Updated Table 3 and Table 5. |
| October 2012 | 2.4 | Updated Arria V GX V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, and V_{CCL_GXBL/R} minimum and maximum values, and data rate in Table 4. Added receiver V_{ICM} (AC coupled) and V_{ICM} (DC coupled) values, and transmitter V_{OCM} (AC coupled) and V_{OCM} (DC coupled) values in Table 20 and Table 21. |
| August 2012 | 2.3 | Updated the SERDES factor condition in Table 30. |
| July 2012 | 2.2 | Updated the maximum voltage for V_I (DC input voltage) in Table 1. Updated Table 20 to include the Arria V GX -I3 speed grade. Updated the minimum value of the fixedclk clock frequency in Table 20 and Table 21. Updated the SERDES factor condition in Table 30. Updated Table 50 to include the IOE programmable delay settings for the Arria V GX -I3 speed grade. |
| June 2012 | 2.1 | Updated $V_{CCR_GXBL/R}$, $V_{CCT_GXBL/R}$, and $V_{CCL_GXBL/R}$ values in Table 4. |





This document covers the electrical and switching characteristics for Arria V GZ devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This document also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

Related Information

Arria V Device Overview

For information regarding the densities and packages of devices in the Arria V GZ family.

Electrical Characteristics

Operating Conditions

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.

Arria V GZ devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in -3 (fastest) and -4 core speed grades. Industrial devices are offered in -3L and -4 core speed grades. Arria V GZ devices are offered in -2 and -3 transceiver speed grades.

Table 2-1: Commercial and Industrial Speed Grade Offering for Arria V GZ Devices

C = Commercial temperature grade; I = Industrial temperature grade.

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





| I/O Standard | V _{IL(DC)} (V) | | V _{IH(DC)} (V) | | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | L (m A) | I (m A) |
|-------------------------|-------------------------|-----------------------------|-----------------------------|-----------------------------|--------------------------|--------------------------|---------------------------|-----------------------------|----------------------|----------------------|
| i/O Standard | Min | Max | Min | Max | Max | Min | Max | Min | l _{ol} (mA) | l _{oh} (mA) |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{ m CCIO}$ | $0.8 \times V_{\rm CCIO}$ | 8 | -8 |
| SSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{ m CCIO}$ | $0.8 	imes V_{ m CCIO}$ | 16 | -16 |
| SSTL-135 Class I, II | | V _{REF} – 0.09 | V _{REF} + 0.09 | _ | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | _ | _ |
| SSTL-125 Class I, II | _ | V _{REF} – 0.85 | V _{REF} + 0.85 | — | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | — |
| SSTL-12 Class I, II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | _ |
| HSTL-18 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | $0.25 \times V_{ m CCIO}$ | $0.75 \times V_{ m CCIO}$ | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | $0.25 \times V_{ m CCIO}$ | $0.75 \times V_{ m CCIO}$ | 16 | -16 |
| HSUL-12 | — | V _{REF} – 0.13 | V _{REF} + 0.13 | — | V _{REF} – 0.22 | V _{REF} + 0.22 | $0.1 	imes V_{ m CCIO}$ | 0.9 × V _{CCIO} | — | — |

Arria V GZ Device Datasheet

Altera Corporation



| Symbol/Description | Conditions | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit |
|--|---|---------------------------|------------|-------|-------------------------------|------------|-------|------|
| Symbol/Description | Conditions | Min | Тур | Max | Min | Тур | Max | Onit |
| Rise time | Measure at ±60 mV of differential signal ⁽¹³⁸⁾ | _ | _ | 400 | _ | _ | 400 | 20 |
| Fall time | Measure at ±60 mV of differential signal ⁽¹³⁸⁾ | | _ | 400 | _ | | 400 | ps |
| Duty cycle | — | 45 | _ | 55 | 45 | | 55 | % |
| Spread-spectrum modulating clock frequency | PCI Express [®] (PCIe) | 30 | _ | 33 | 30 | | 33 | kHz |
| Spread-spectrum downspread | PCIe | _ | 0 to | _ | _ | 0 to | — | % |
| | | | -0.5 | | | -0.5 | | |
| On-chip termination resistors | — | | 100 | _ | _ | 100 | _ | Ω |
| Absolute V _{MAX} | Dedicated reference clock pin | | _ | 1.6 | _ | | 1.6 | V |
| | RX reference clock pin | _ | _ | 1.2 | _ | | 1.2 | |
| Absolute V _{MIN} | — | -0.4 | _ | _ | -0.4 | _ | _ | V |
| Peak-to-peak differential input voltage | - | 200 | - | 1600 | 200 | _ | 1600 | mV |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | 10 | 00/900/850 | (139) | 10 | 00/900/850 | (139) | mV |
| - · • | RX reference clock pin | 1.0/0.9/0.85 (140) | | | 1.0/0.9/0.85 ⁽¹⁴⁰⁾ | | | mV |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | | 550 | mV |



 ⁽¹³⁸⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.
 (139) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
 (140) This supply follows VCCR_GXB

Typical VOD Settings

| The tolerance is +/-20% for all VOD settings except for settings 2 and below. | | | | | | |
|---|-------------------------|----------------------------|-------------------------|----------------------------|--|--|
| Symbol | V _{OD} Setting | V _{OD} Value (mV) | V _{OD} Setting | V _{OD} Value (mV) | | |
| | 0 (166) | 0 | 32 | 640 | | |
| | 1 ⁽¹⁶⁶⁾ | 20 | 33 | 660 | | |
| | 2(166) | 40 | 34 | 680 | | |
| | 3(166) | 60 | 35 | 700 | | |
| | 4 ⁽¹⁶⁶⁾ | 80 | 36 | 720 | | |
| | 5 ⁽¹⁶⁶⁾ | 100 | 37 | 740 | | |
| | 6 | 120 | 38 | 760 | | |
| $ m V_{OD}$ differential peak to peak typical | 7 | 140 | 39 | 780 | | |
| | 8 | 160 | 40 | 800 | | |
| | 9 | 180 | 41 | 820 | | |
| | 10 | 200 | 42 | 840 | | |
| | 11 | 220 | 43 | 860 | | |
| | 12 | 240 | 44 | 880 | | |
| | 13 | 260 | 45 | 900 | | |
| | 14 | 280 | 46 | 920 | | |

⁽¹⁶⁶⁾ If TX termination resistance = 100 Ω , this VOD setting is illegal.





| Symbol | Parameter | Min | Тур | Мах | Unit |
|--|--|------|-----|--|-----------|
| t _{INCCJ} ⁽¹⁷¹⁾ , ⁽¹⁷²⁾ | Input clock cycle-to-cycle jitter ($f_{REF} \ge 100 \text{ MHz}$) | — | _ | 0.15 | UI (p-p) |
| 'INCCJ , , , , , | Input clock cycle-to-cycle jitter ($f_{REF} < 100 \text{ MHz}$) | -750 | | +750 | ps (p-p) |
| (173) | Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| t _{OUTPJ_DC} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in integer PLL (f _{OUT} < 100 Mhz) | _ | | 17.5 | mUI (p-p) |
| t _{FOUTPJ_DC} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | | $250^{(176)}, \\ 175^{(174)}$ | ps (p-p) |
| | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | _ | _ | $25^{(176)},$ 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |
| t _{OUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f _{OUT} < 100 MHz) | _ | | 17.5 | mUI (p-p) |
| t _{FOUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | — | | 250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾ | ps (p-p) |
| | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$) | | | $25^{(176)}$, 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |

⁽¹⁷¹⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. ⁽¹⁷²⁾ The f_{REF} is fIN/N specification applies when N = 1.

⁽¹⁷⁴⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.



⁽¹⁷³⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

| Symbol | Conditions | C3, I3L | | | C4, I4 | | | Unit |
|---|---|---------|-----|-----|--------|-----|------|-------|
| Symbol | Conditions | Min | Тур | Мах | Min | Тур | Мах | Offic |
| t _{x Jitter} - True Differential I/O | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | _ | _ | 160 | _ | _ | 160 | ps |
| Standards | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.1 | _ | | 0.1 | UI |
| t _{x Jitter} - Emulated Differential I/O Standards with Three | Total Jitter for Data Rate 600 Mbps - 1.25 Gbps | — | _ | 300 | _ | | 325 | ps |
| External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | _ | _ | 0.2 | _ | | 0.25 | UI |
| t _{DUTY} | Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards | 45 | 50 | 55 | 45 | 50 | 55 | % |
| | True Differential I/O Standards | | _ | 200 | | | 200 | ps |
| t _{RISE} & t _{FALL} | Emulated Differential I/O Standards with three external output resistor networks | _ | | 250 | _ | _ | 300 | ps |
| | True Differential I/O Standards | | _ | 150 | | | 150 | ps |
| TCCS | Emulated Differential I/O Standards | | — | 300 | | | 300 | ps |

Receiver High-Speed I/O Specifications

Table 2-41: Receiver High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|--|---------|------|
| t _{CO} | DCLK falling edge to AS_DATA0/ASDO output | | 4 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | — | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | — | ns |
| t _{CD2UM} | CONF_DONE high to user mode (216) | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | $4 \times \text{maximum DCLK}$ period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × Clkusr period) | _ | _ |

Table 2-59: DCLK Frequency Specification in the AS Configuration Scheme

This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support ${\tt DCLK}$ frequency of 100 MHz.

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Related Information

- Passive Serial Configuration Timing on page 2-67
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices





⁽²¹⁶⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

Related Information

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reconfiguration input for the ALTREMOTE_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reset_timer input for the ALTREMOTE_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

User Watchdog Internal Oscillator Frequency Specification

Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete placeand-route.

Related Information

Arria V Devices Documentation page

For the Excel-based I/O Timing spreadsheet

Arria V GZ Device Datasheet

Altera Corporation



⁽²²⁶⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

⁽²²⁷⁾ This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.