# E·XFL

#### Intel - 5AGXBA1D6F27C6N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | 3537   |
| Number of Logic Elements/Cells | 75000  |
| Total RAM Bits                 | 8666112  |
| Number of I/O                  | 336  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.07V ~ 1.13V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 672-BBGA, FCBGA  |
| Supplier Device Package        | 672-FBGA (27x27)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5agxba1d6f27c6n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

**Caution:** Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

#### Table 1-1: Absolute Maximum Ratings for Arria V Devices

| Symbol                    | Description  | Minimum | Maximum | Unit |
|---------------------------|--|---------|---------|------|
| V <sub>CC</sub>           | Core voltage power supply  | -0.50   | 1.43    | V    |
| V <sub>CCP</sub>          | Periphery circuitry, PCIe <sup>®</sup> hardIP block, and transceiver physical coding sublayer (PCS) power supply | -0.50   | 1.43    | V    |
| V <sub>CCPGM</sub>        | Configuration pins power supply  | -0.50   | 3.90    | V    |
| V <sub>CC_AUX</sub>       | Auxiliary supply   | -0.50   | 3.25    | V    |
| V <sub>CCBAT</sub>        | Battery back-up power supply for design security volatile key register   | -0.50   | 3.90    | V    |
| V <sub>CCPD</sub>         | I/O pre-driver power supply  | -0.50   | 3.90    | V    |
| V <sub>CCIO</sub>         | I/O power supply   | -0.50   | 3.90    | V    |
| V <sub>CCD_FPLL</sub>     | Phase-locked loop (PLL) digital power supply   | -0.50   | 1.80    | V    |
| V <sub>CCA_FPLL</sub>     | PLL analog power supply  | -0.50   | 3.25    | V    |
| V <sub>CCA_GXB</sub>      | Transceiver high voltage power   | -0.50   | 3.25    | V    |
| V <sub>CCH_GXB</sub>      | Transmitter output buffer power  | -0.50   | 1.80    | V    |
| V <sub>CCR_GXB</sub>      | Receiver power   | -0.50   | 1.50    | V    |
| V <sub>CCT_GXB</sub>      | Transmitter power  | -0.50   | 1.50    | V    |
| V <sub>CCL_GXB</sub>      | Transceiver clock network power  | -0.50   | 1.50    | V    |
| VI                        | DC input voltage   | -0.50   | 3.80    | V    |
| V <sub>CC_HPS</sub>       | HPS core voltage and periphery circuitry power supply  | -0.50   | 1.43    | V    |
| V <sub>CCPD_HPS</sub>     | HPS I/O pre-driver power supply  | -0.50   | 3.90    | V    |
| V <sub>CCIO_HPS</sub>     | HPS I/O power supply   | -0.50   | 3.90    | V    |
| V <sub>CCRSTCLK_HPS</sub> | HPS reset and clock input pins power supply  | -0.50   | 3.90    | V    |



#### I/O Pin Leakage Current

#### Table 1-6: I/O Pin Leakage Current for Arria V Devices

| Symbol          | Description        | Condition                      | Min | Тур | Max | Unit |
|-----------------|--------------------|--------------------------------|-----|-----|-----|------|
| II              | Input pin          | $V_{I} = 0 V$ to $V_{CCIOMAX}$ | -30 | —   | 30  | μΑ   |
| I <sub>OZ</sub> | Tri-stated I/O pin | $V_{O} = 0 V$ to $V_{CCIOMAX}$ | -30 |     | 30  | μΑ   |

#### **Bus Hold Specifications**

#### Table 1-7: Bus Hold Parameters for Arria V Devices

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

|   |                   |  |     |      |     |      |     | V <sub>CCI</sub> | <sub>0</sub> (V) |      |     |      |     |      |      |
|---|-------------------|--|-----|------|-----|------|-----|------------------|------------------|------|-----|------|-----|------|------|
| Parameter                                   | Symbol            | Condition  | 1.  | .2   | 1   | .5   | 1   | .8               | 2                | .5   | 3.  | .0   | 3   | .3   | Unit |
|   |                   |  | Min | Max  | Min | Max  | Min | Max              | Min              | Max  | Min | Max  | Min | Max  |      |
| Bus-hold,<br>low,<br>sustaining<br>current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(max)   | 8   | _    | 12  |      | 30  | _                | 50               |      | 70  |      | 70  |      | μΑ   |
| Bus-hold,<br>high,<br>sustaining<br>current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(min)   | -8  | _    | -12 |      | -30 | _                | -50              |      | -70 | _    | -70 |      | μΑ   |
| Bus-hold,<br>low,<br>overdrive<br>current   | I <sub>ODL</sub>  | $\begin{array}{c} 0 \ \mathrm{V} < \mathrm{V_{IN}} \\ < \mathrm{V_{CCIO}} \end{array}$ |     | 125  | _   | 175  | _   | 200              |                  | 300  |     | 500  | _   | 500  | μΑ   |
| Bus-hold,<br>high,<br>overdrive<br>current  | I <sub>ODH</sub>  | 0 V <v<sub>IN<br/><v<sub>CCIO</v<sub></v<sub>  | _   | -125 | _   | -175 | _   | -200             |                  | -300 | _   | -500 | _   | -500 | μΑ   |

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



• Transceiver Specifications for Arria V GT and ST Devices on page 1-29 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

## Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks.

## **Transceiver Performance Specifications**

## Transceiver Specifications for Arria V GX and SX Devices

#### Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

| Symbol/Description                        | Condition   | Trans        | ceiver Speed Gr | ade 4                         | Transc         | eiver Speed G          | irade 6                       | Unit |
|---|---|--------------|-----------------|-------------------------------|----------------|------------------------|-------------------------------|------|
| Symbol/Description                        | Condition   | Min          | Тур             | Max                           | Min            | Тур                    | Max                           | Onit |
| Supported I/O standards                   | 1.2 V PCM   | L, 1.4 V PCM | IL,1.5 V PCML   | , 2.5 V PCMI                  | ., Differentia | LVPECL <sup>(23)</sup> | HCSL, and                     | LVDS |
| Input frequency from<br>REFCLK input pins | —   | 27           | —               | 710                           | 27             |                        | 710                           | MHz  |
| Rise time                                 | Measure at $\pm 60 \text{ mV of}$ differential signal <sup>(24)</sup> |              |                 | 400                           |                |                        | 400                           | ps   |
| Fall time                                 | Measure at $\pm 60 \text{ mV of}$ differential signal <sup>(24)</sup> | _            |                 | 400                           | _              |                        | 400                           | ps   |
| Duty cycle                                | _   | 45           | _               | 55                            | 45             | _                      | 55                            | %    |
| Peak-to-peak differential input voltage   | —   | 200          |                 | 300 <sup>(25)</sup> /<br>2000 | 200            | _                      | 300 <sup>(25)</sup> /<br>2000 | mV   |



<sup>&</sup>lt;sup>(23)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

REFCLK performance requires to meet transmitter REFCLK phase noise specification. (24)

<sup>&</sup>lt;sup>(25)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

| Symbol/Description   | Condition          | Transc | eiver Speed G | irade 4 | Transc | eiver Speed G | irade 6 | Unit |
|--|--------------------|--------|---------------|---------|--------|---------------|---------|------|
| Symbol/Description   | Condition          | Min    | Тур           | Max     | Min    | Тур           | Max     | Ont  |
| Inter-transceiver block<br>transmitter channel-to-<br>channel skew <sup>(39)</sup> | ×N PMA bonded mode |        |               | 500     |        | _             | 500     | ps   |

#### Table 1-24: CMU PLL Specifications for Arria V GX and SX Devices

| Symbol/Description        | Transceiver S | peed Grade 4 | Transceiver Speed Grade 6 |      | Unit |
|---------------------------|---------------|--------------|---------------------------|------|------|
| Symbol/Description        | Min           | Мах          | Min                       | Мах  | Ont  |
| Supported data range      | 611           | 6553.6       | 611                       | 3125 | Mbps |
| fPLL supported data range | 611           | 3125         | 611                       | 3125 | Mbps |

#### Table 1-25: Transceiver-FPGA Fabric Interface Specifications for Arria V GX and SX Devices

| Symbol/Description                  | Transceiver Spee | ed Grade 4 and 6 | Unit |
|-------------------------------------|------------------|------------------|------|
| Symbol Description                  | Min              | Max              |      |
| Interface speed (single-width mode) | 25               | 187.5            | MHz  |
| Interface speed (double-width mode) | 25               | 163.84           | MHz  |

#### **Related Information**

- CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain on page 1-35
- CTLE Response at Data Rates  $\leq$  3.25 Gbps across Supported AC Gain and DC Gain on page 1-36
- Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines Provides more information about the power supply connection for different data rates.



<sup>&</sup>lt;sup>(39)</sup> This specification is only applicable to channels on one side of the device across two transceiver banks.

| Symbol                 | Parameter                                 | Condition                     | Min | Тур | Max                                       | Unit      |
|------------------------|---|-------------------------------|-----|-----|---|-----------|
| <b>t</b> (67)          | Period jitter for dedicated clock output  | $F_{OUT} \ge 100 \text{ MHz}$ | —   | _   | 175                                       | ps (p-p)  |
| OUTPJ_DC               | in integer PLL                            | $F_{OUT} < 100 \text{ MHz}$   | —   |     | 17.5                                      | mUI (p-p) |
| + (67)                 | Period jitter for dedicated clock output  | $F_{OUT} \ge 100 \text{ MHz}$ | _   |     | 250 <sup>(68)</sup> , 175 <sup>(69)</sup> | ps (p-p)  |
| <sup>L</sup> FOUTPJ_DC | in fractional PLL                         | F <sub>OUT</sub> < 100 MHz    | _   |     | 25 <sup>(68)</sup> , 17.5 <sup>(69)</sup> | mUI (p-p) |
| <b>t</b> (67)          | Cycle-to-cycle jitter for dedicated clock | $F_{OUT} \ge 100 \text{ MHz}$ | —   | _   | 175                                       | ps (p-p)  |
| OUTCCJ_DC              | output in integer PLL                     | F <sub>OUT</sub> < 100 MHz    | _   |     | 17.5                                      | mUI (p-p) |
| t(67)                  | Cycle-to-cycle jitter for dedicated clock | $F_{OUT} \ge 100 \text{ MHz}$ | _   |     | 250 <sup>(68)</sup> , 175 <sup>(69)</sup> | ps (p-p)  |
| FOUTCCJ_DC             | output in fractional PLL                  | $F_{OUT} < 100 \text{ MHz}$   | —   |     | 25 <sup>(68)</sup> , 17.5 <sup>(69)</sup> | mUI (p-p) |
| <b>t</b> (67)(70)      | Period jitter for clock output on a       | $F_{OUT} \ge 100 \text{ MHz}$ | _   |     | 600                                       | ps (p-p)  |
| OUTPJ_IO               | regular I/O in integer PLL                | F <sub>OUT</sub> < 100 MHz    | —   |     | 60  | mUI (p-p) |
| <b>t</b> (67)(68)(70)  | Period jitter for clock output on a       | $F_{OUT} \ge 100 \text{ MHz}$ | —   |     | 600                                       | ps (p-p)  |
| FOUTPJ_IO              | regular I/O in fractional PLL             | F <sub>OUT</sub> < 100 MHz    | _   | _   | 60  | mUI (p-p) |
| <b>t</b> (67)(70)      | Cycle-to-cycle jitter for clock output on | $F_{OUT} \ge 100 \text{ MHz}$ | —   |     | 600                                       | ps (p-p)  |
| OUTCCJ_IO              | a regular I/O in integer PLL              | F <sub>OUT</sub> < 100 MHz    | —   | _   | 60  | mUI (p-p) |
| <b>t</b>               | Cycle-to-cycle jitter for clock output on | $F_{OUT} \ge 100 \text{ MHz}$ | —   |     | 600                                       | ps (p-p)  |
| FOUTCCJ_IO             | a regular I/O in fractional PLL           | F <sub>OUT</sub> < 100 MHz    | _   |     | 60  | mUI (p-p) |



<sup>(67)</sup> Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Memory Output Clock Jitter Specification for Arria V Devices table.

<sup>&</sup>lt;sup>(68)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>&</sup>lt;sup>(69)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 must be  $\geq$  1200 MHz.

<sup>&</sup>lt;sup>(70)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Arria V Devices table.

| Symbol             | Parameter  | Condition                     | Min    | Тур     | Мах        | Unit      |
|--------------------|--|-------------------------------|--------|---------|------------|-----------|
| t a                | Period jitter for dedicated clock output                               | $F_{OUT} \ge 100 \text{ MHz}$ |        |         | 175        | ps (p-p)  |
| CASC_OUTPJ_DC      | in cascaded PLLs   | F <sub>OUT</sub> < 100 MHz    |        |         | 17.5       | mUI (p-p) |
| t <sub>DRIFT</sub> | Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$ | _                             |        |         | ±10        | %         |
| dK <sub>BIT</sub>  | Bit number of Delta Sigma Modulator<br>(DSM)                           | _                             | 8      | 24      | 32         | bits      |
| k <sub>VALUE</sub> | Numerator of fraction  | _                             | 128    | 8388608 | 2147483648 | _         |
| f <sub>RES</sub>   | Resolution of VCO frequency  | $f_{INPFD} = 100 \text{ MHz}$ | 390625 | 5.96    | 0.023      | Hz        |

#### **Related Information**

Memory Output Clock Jitter Specifications on page 1-57

Provides more information about the external memory interface clock output jitter specifications.

- Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz
- Downstream PLL: Downstream PLL BW > 2 MHz



<sup>&</sup>lt;sup>(71)</sup> The cascaded PLL specification is only applicable with the following conditions:

## DSP Block Performance Specifications

|--|

|                               | Mode -   |          | Performance |     | Unit |  |
|-------------------------------|--|----------|-------------|-----|------|--|
|                               | Mode   | -I3, -C4 | –I5, –C5    | -C6 | Onit |  |
|                               | Independent $9 \times 9$ multiplication                      | 370      | 310         | 220 | MHz  |  |
|                               | Independent $18 \times 19$ multiplication                    | 370      | 310         | 220 | MHz  |  |
|                               | Independent 18 × 25 multiplication                           | 370      | 310         | 220 | MHz  |  |
| Modes using One DSP           | Independent $20 \times 24$ multiplication                    | 370      | 310         | 220 | MHz  |  |
| Block                         | Independent 27 $\times$ 27 multiplication                    | 310      | 250         | 200 | MHz  |  |
|                               | Two $18 \times 19$ multiplier adder mode                     | 370      | 310         | 220 | MHz  |  |
|                               | $18 \times 18$ multiplier added summed with 36-<br>bit input | 370      | 310         | 220 | MHz  |  |
| Modes using Two<br>DSP Blocks | Complex 18 × 19 multiplication                               | 370      | 310         | 220 | MHz  |  |

#### Memory Block Performance Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $f_{MAX}$ .

Arria V GX, GT, SX, and ST Device Datasheet



## **High-Speed I/O Specifications**

#### Table 1-40: High-Speed I/O Specifications for Arria V Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block. When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

The Arria V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

| Symbol  |   | Condition                                  | –I3, –C4 |     | –I5, –C5 |      |     | -C6     |      |     | Unit                |      |
|---|---|--|----------|-----|----------|------|-----|---------|------|-----|---------------------|------|
|   | Symbol  | Condition                                  | Min      | Тур | Max      | Min  | Тур | Max     | Min  | Тур | Max                 | Unit |
| f <sub>HSCLK_in</sub> (input clock frequency) True<br>Differential I/O Standards            |   | Clock boost factor W<br>= 1 to $40^{(72)}$ | 5        |     | 800      | 5    |     | 750     | 5    | _   | 625                 | MHz  |
| f <sub>HSCLK_in</sub> (inp<br>Single-Ended  | out clock frequency)<br>I I/O Standards <sup>(73)</sup>               | Clock boost factor W<br>= 1 to $40^{(72)}$ | 5        |     | 625      | 5    |     | 625     | 5    |     | 500                 | MHz  |
| f <sub>HSCLK_in</sub> (input clock frequency)<br>Single-Ended I/O Standards <sup>(74)</sup> |   | Clock boost factor W<br>= 1 to $40^{(72)}$ | 5        | _   | 420      | 5    | _   | 420     | 5    | —   | 420                 | MHz  |
| f <sub>HSCLK_OUT</sub> (  | output clock frequency)   | _  | 5        | _   | 625(75)  | 5    | _   | 625(75) | 5    |     | 500 <sup>(75)</sup> | MHz  |
| Transmitter   | True Differential I/O<br>Standards - f <sub>HSDR</sub> (data<br>rate) | SERDES factor J =3 to $10^{(76)}$          | (77)     |     | 1250     | (77) |     | 1250    | (77) |     | 1050                | Mbps |

<sup>(73)</sup> This applies to DPA and soft-CDR modes only.





<sup>&</sup>lt;sup>(72)</sup> Clock boost factor (W) is the ratio between the input data rate and the input clock rate.

<sup>&</sup>lt;sup>(74)</sup> This applies to non-DPA mode only.

<sup>&</sup>lt;sup>(75)</sup> This is achieved by using the LVDS clock network.

 $<sup>^{(76)}</sup>$  The  $F_{max}$  specification is based on the fast clock used for serial data. The interface  $F_{max}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>&</sup>lt;sup>(77)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

#### Figure 1-15: MDIO Timing Diagram



## I<sup>2</sup>C Timing Characteristics

## Table 1-59: I<sup>2</sup>C Timing Requirements for Arria V Devices

| Symbol                | Description                                       | Standar | d Mode | Fast I | Mode | Unit |  |
|-----------------------|---|---------|--------|--------|------|------|--|
| Symbol                | Description                                       | Min     | Max    | Min    | Max  | Ont  |  |
| T <sub>clk</sub>      | Serial clock (SCL) clock period                   | 10      | —      | 2.5    |      | μs   |  |
| T <sub>clkhigh</sub>  | SCL high time                                     | 4.7     | —      | 0.6    |      | μs   |  |
| T <sub>clklow</sub>   | SCL low time                                      | 4       | —      | 1.3    |      | μs   |  |
| T <sub>s</sub>        | Setup time for serial data line (SDA) data to SCL | 0.25    | —      | 0.1    |      | μs   |  |
| T <sub>h</sub>        | Hold time for SCL to SDA data                     | 0       | 3.45   | 0      | 0.9  | μs   |  |
| T <sub>d</sub>        | SCL to SDA output data delay                      | —       | 0.2    |        | 0.2  | μs   |  |
| T <sub>su_start</sub> | Setup time for a repeated start condition         | 4.7     | _      | 0.6    |      | μs   |  |
| T <sub>hd_start</sub> | Hold time for a repeated start condition          | 4       | _      | 0.6    |      | μs   |  |
| T <sub>su_stop</sub>  | Setup time for a stop condition                   | 4       | _      | 0.6    | _    | μs   |  |



|            |             |       | Active Serial <sup>(108)</sup> |                                      |       | Fast Passi | ve Parallel <sup>(109)</sup>       |
|------------|-------------|-------|--------------------------------|--------------------------------------|-------|------------|------------------------------------|
| Variant    | Member Code | Width | DCLK (MHz)                     | Minimum Configura-<br>tion Time (ms) | Width | DCLK (MHz) | Minimum Configuration Time<br>(ms) |
|            | A1          | 4     | 100                            | 178                                  | 16    | 125        | 36                                 |
|            | A3          | 4     | 100                            | 178                                  | 16    | 125        | 36                                 |
|            | A5          | 4     | 100                            | 255                                  | 16    | 125        | 51                                 |
| Arria V CV | A7          | 4     | 100                            | 255                                  | 16    | 125        | 51                                 |
| Allia V GA | B1          | 4     | 100                            | 344                                  | 16    | 125        | 69                                 |
|            | В3          | 4     | 100                            | 344                                  | 16    | 125        | 69                                 |
|            | B5          | 4     | 100                            | 465                                  | 16    | 125        | 93                                 |
|            | B7          | 4     | 100                            | 465                                  | 16    | 125        | 93                                 |
|            | C3          | 4     | 100                            | 178                                  | 16    | 125        | 36                                 |
| Amia V CT  | C7          | 4     | 100                            | 255                                  | 16    | 125        | 51                                 |
| Allia v GI | D3          | 4     | 100                            | 344                                  | 16    | 125        | 69                                 |
|            | D7          | 4     | 100                            | 465                                  | 16    | 125        | 93                                 |
| Arria V SV | В3          | 4     | 100                            | 465                                  | 16    | 125        | 93                                 |
| AIIIa V SA | B5          | 4     | 100                            | 465                                  | 16    | 125        | 93                                 |
| Arria V ST | D3          | 4     | 100                            | 465                                  | 16    | 125        | 93                                 |
| AIIIa v SI | D5          | 4     | 100                            | 465                                  | 16    | 125        | 93                                 |

**Related Information Configuration Files** on page 1-83

(108) DCLK frequency of 100 MHz using external CLKUSR.
 (109) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

AV-51002 2017.02.10

| Symbol/Description   | Conditions –                | Transceiver Speed Grade 2 |          |      | Transceiver Speed Grade 3 |          |      | Unit     |  |
|--|-----------------------------|---------------------------|----------|------|---------------------------|----------|------|----------|--|
| Symbol/Description   |                             | Min                       | Тур      | Мах  | Min                       | Тур      | Max  | Onic     |  |
|  | 100 Hz                      | —                         | _        | -70  | _                         | _        | -70  | dBc/Hz   |  |
|  | 1 kHz                       | —                         | —        | -90  |                           | —        | -90  | dBc/Hz   |  |
| Transmitter REFCLK Phase<br>Noise (622 MHz) <sup>(141)</sup> | 10 kHz                      | —                         | —        | -100 | _                         | _        | -100 | dBc/Hz   |  |
|  | 100 kHz                     | —                         | —        | -110 | _                         | _        | -110 | dBc/Hz   |  |
|  | ≥1 MHz                      | —                         | —        | -120 |                           | _        | -120 | dBc/Hz   |  |
| Transmitter REFCLK Phase Jitter (100 MHz) <sup>(142)</sup>   | 10 kHz to 1.5 MHz<br>(PCIe) | _                         | _        | 3    | _                         | _        | 3    | ps (rms) |  |
| R <sub>REF</sub>   | _                           | —                         | 1800 ±1% | _    |                           | 1800 ±1% |      | Ω        |  |

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

#### **Transceiver Clocks**

#### Table 2-23: Transceiver Clocks Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $<sup>^{(141)}</sup>$  To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20 \*log(f/622).

<sup>&</sup>lt;sup>(142)</sup> To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz  $\times$  100/f.

AV-51002 2017.02.10

| Symbol/Description  | Conditions                                  | Trans | ceiver Spee  | d Grade 2 | Transc | Unit         |     |      |
|---|---|-------|--------------|-----------|--------|--------------|-----|------|
| Symbol/Description  | Conditions                                  | Min   | Тур          | Max       | Min    | Тур          | Max | Onit |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration          | —   |       |              | 1.6       | —      | _            | 1.6 | V    |
| Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration <sup>(146)</sup> | $V_{CCR\_GXB} = 1.0 V$ $(V_{ICM} = 0.75 V)$ |       |              | 1.8       | —      |              | 1.8 | V    |
|   | $V_{CCR\_GXB} = 0.85 V$ $(V_{ICM} = 0.6 V)$ |       |              | 2.4       | —      |              | 2.4 | V    |
| Minimum differential eye opening at receiver serial input pins <sup>(147)(148)</sup>                            | _   | 85    |              | _         | 85     | _            | —   | mV   |
|   | 85– $\Omega$ setting                        |       | 85 ± 30%     | —         | —      | 85<br>± 30%  | _   | Ω    |
| Differential on-chip termination  | 100– $\Omega$ setting                       |       | 100<br>± 30% | —         | —      | 100<br>± 30% | _   | Ω    |
| resistors   | 120– $\Omega$ setting                       |       | 120<br>± 30% | —         | _      | 120<br>± 30% |     | Ω    |
|   | 150– $\Omega$ setting                       |       | 150<br>± 30% | _         | _      | 150<br>± 30% | _   | Ω    |



<sup>&</sup>lt;sup>(146)</sup> The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin -  $V_{ICM}$ ).

<sup>&</sup>lt;sup>(147)</sup> The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

<sup>&</sup>lt;sup>(148)</sup> Minimum eye opening of 85 mV is only for the unstressed input eye condition.

| Symbol/Description                          | Conditions | Trans | ceiver Spee | d Grade 2                      | Transc | Unit |                                |      |
|---|------------|-------|-------------|--------------------------------|--------|------|--------------------------------|------|
| Symbol/Description                          |            | Min   | Тур         | Мах                            | Min    | Тур  | Max                            | Onit |
| Supported data range                        | _          | 600   |             | 3250/<br>3125 <sup>(158)</sup> | 600    |      | 3250/<br>3125 <sup>(158)</sup> | Mbps |
| t <sub>pll_powerdown</sub> <sup>(159)</sup> | _          | 1     |             |                                | 1      |      |                                | μs   |
| t <sub>pll_lock</sub> <sup>(160)</sup>      | _          |       |             | 10                             |        |      | 10                             | μs   |

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

#### **Clock Network Data Rate**

#### Table 2-29: Clock Network Maximum Data Rate Transmitter Specifications

Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

|                                  | ATX PLL                   |                       |                 | CMU PLL <sup>(161)</sup>  |                       |                 | fPLL                      |                       |                 |
|----------------------------------|---------------------------|-----------------------|-----------------|---------------------------|-----------------------|-----------------|---------------------------|-----------------------|-----------------|
| Clock Network                    | Non-bonded<br>Mode (Gbps) | Bonded<br>Mode (Gbps) | Channel<br>Span | Non-bonded<br>Mode (Gbps) | Bonded<br>Mode (Gbps) | Channel<br>Span | Non-bonded<br>Mode (Gbps) | Bonded<br>Mode (Gbps) | Channel<br>Span |
| x1 <sup>(162)</sup>              | 12.5                      | _                     | 6               | 12.5                      | _                     | 6               | 3.125                     | _                     | 3               |
| x6 <sup>(162)</sup>              | _                         | 12.5                  | 6               | _                         | 12.5                  | 6               | _                         | 3.125                 | 6               |
| x6 PLL Feedback <sup>(163)</sup> | _                         | 12.5                  | Side-wide       | _                         | 12.5                  | Side-wide       | _                         | _                     | —               |

<sup>&</sup>lt;sup>(158)</sup> When you use fPLL as a TXPLL of the transceiver.



 $<sup>^{(159)}</sup>$  t<sub>pll\_powerdown</sub> is the PLL powerdown minimum pulse width.

<sup>(160)</sup>  $t_{pll \ lock}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

<sup>&</sup>lt;sup>(161)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>&</sup>lt;sup>(162)</sup> Channel span is within a transceiver bank.

<sup>&</sup>lt;sup>(163)</sup> Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

## **Typical VOD Settings**

| The tolerance is +/-20% for all VOD settings except for settings 2 and below. |                         |                            |                         |                            |  |  |  |
|---|-------------------------|----------------------------|-------------------------|----------------------------|--|--|--|
| Symbol  | V <sub>OD</sub> Setting | V <sub>OD</sub> Value (mV) | V <sub>OD</sub> Setting | V <sub>OD</sub> Value (mV) |  |  |  |
|   | 0 (166)                 | 0                          | 32                      | 640                        |  |  |  |
|   | 1(166)                  | 20                         | 33                      | 660                        |  |  |  |
|   | 2(166)                  | 40                         | 34                      | 680                        |  |  |  |
|   | 3(166)                  | 60                         | 35                      | 700                        |  |  |  |
|   | 4 <sup>(166)</sup>      | 80                         | 36                      | 720                        |  |  |  |
|   | 5 <sup>(166)</sup>      | 100                        | 37                      | 740                        |  |  |  |
|   | 6                       | 120                        | 38                      | 760                        |  |  |  |
| $\mathrm{V}_{\mathrm{OD}}$ differential peak to peak typical                  | 7                       | 140                        | 39                      | 780                        |  |  |  |
|   | 8                       | 160                        | 40                      | 800                        |  |  |  |
|   | 9                       | 180                        | 41                      | 820                        |  |  |  |
|   | 10                      | 200                        | 42                      | 840                        |  |  |  |
|   | 11                      | 220                        | 43                      | 860                        |  |  |  |
|   | 12                      | 240                        | 44                      | 880                        |  |  |  |
|   | 13                      | 260                        | 45                      | 900                        |  |  |  |
|   | 14                      | 280                        | 46                      | 920                        |  |  |  |

<sup>(166)</sup> If TX termination resistance = 100  $\Omega$ , this VOD setting is illegal.





## **Core Performance Specifications**

## **Clock Tree Specifications**

#### Table 2-33: Clock Tree Performance for Arria V GZ Devices

| Symbol                    | Perfo   | Unit   |     |
|---------------------------|---------|--------|-----|
| зульог                    | C3, I3L | C4, I4 |     |
| Global and Regional Clock | 650     | 580    | MHz |
| Periphery Clock           | 500     | 500    | MHz |

## **PLL Specifications**

#### Table 2-34: PLL Specifications for Arria V GZ Devices

| Symbol               | Parameter   | Min | Тур | Мах  | Unit |
|----------------------|---|-----|-----|------|------|
| <b>f</b> (167)       | Input clock frequency (C3, I3L speed grade)             | 5   | —   | 800  | MHz  |
| IN                   | Input clock frequency (C4, I4 speed grade)              | 5   | —   | 650  | MHz  |
| f <sub>INPFD</sub>   | Input frequency to the PFD                              | 5   | _   | 325  | MHz  |
| f <sub>FINPFD</sub>  | Fractional Input clock frequency to the PFD             | 50  | _   | 160  | MHz  |
| f                    | PLL VCO operating range (C3, I3L speed grade)           | 600 | _   | 1600 | MHz  |
| IVCO                 | PLL VCO operating range (C4, I4 speed grade)            | 600 | —   | 1300 | MHz  |
| t <sub>EINDUTY</sub> | Input clock or external feedback clock input duty cycle | 40  | _   | 60   | %    |

<sup>(167)</sup> This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

<sup>(168)</sup> The VCO frequency reported by the Quartus II software in the **PLL Usage Summary** section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.

Arria V GZ Device Datasheet



#### Figure 2-4: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate ≥ 1.25 Gbps



LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

#### Table 2-45: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate ≥ 1.25 Gbps

| Jitter Free | Sinusoidal Jitter (UI) |        |  |
|-------------|------------------------|--------|--|
| F1          | 10,000                 | 25.000 |  |
| F2          | 17,565                 | 25.000 |  |
| F3          | 1,493,000              | 0.350  |  |
| F4          | 50,000,000             | 0.350  |  |



#### **Related Information**

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reconfiguration input for the ALTREMOTE\_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reset\_timer input for the ALTREMOTE\_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

## User Watchdog Internal Oscillator Frequency Specification

#### Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3     | 7.9     | 12.5    | MHz  |

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete placeand-route.

#### **Related Information**

## **Arria V Devices Documentation page**

For the Excel-based I/O Timing spreadsheet

#### Arria V GZ Device Datasheet

Altera Corporation



<sup>&</sup>lt;sup>(226)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>&</sup>lt;sup>(227)</sup> This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

| Term                 | Definition   |  |  |
|----------------------|--|--|--|
|                      | Single-Ended WaveformVODPositive Channel (p) = VOHVCMNegative Channel (n) = VOLGroundGround            |  |  |
|                      | Differential Waveform<br>$V_{0D}$<br>$V_{0D}$<br>$V_{0D}$<br>$V_{0D}$                                  |  |  |
| f <sub>HSCLK</sub>   | Left and right PLL input clock frequency.  |  |  |
| f <sub>HSDR</sub>    | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. |  |  |
| f <sub>hsdrdpa</sub> | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.  |  |  |
| J                    | High-speed I/O block—Deserialization factor (width of parallel data bus).                              |  |  |









| Term               | Definition   |
|--------------------|--|
| V <sub>OCM</sub>   | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
| V <sub>OD</sub>    | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| V <sub>SWING</sub> | Differential input voltage   |
| V <sub>X</sub>     | Input differential cross point voltage   |
| V <sub>OX</sub>    | Output differential cross point voltage  |
| W                  | High-speed I/O block—clock boost factor  |

# **Document Revision History**

| Date          | Version    | Changes  |
|---------------|------------|--|
| February 2017 | 2017.02.10 | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1" table.</li> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK to DATA[] Ratio is 1" table.</li> </ul>   |
|               |            | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices" table.</li> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "PS Timing Parameters for Arria V GZ Devices" table.</li> <li>Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices" table.</li> </ul> |

