
# E·XFL

#### Intel - 5AGXBA3D4F27I5N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Det	ai	ls

Details	
Product Status	Obsolete
Number of LABs/CLBs	7362
Number of Logic Elements/Cells	156000
Total RAM Bits	11746304
Number of I/O	336
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BBGA, FCBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxba3d4f27i5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### I/O Pin Leakage Current

#### Table 1-6: I/O Pin Leakage Current for Arria V Devices

Symbol	Description	Condition	Min	Тур	Max	Unit
II	Input pin	$V_{I} = 0 V$ to $V_{CCIOMAX}$	-30	—	30	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin	$V_{O} = 0 V$ to $V_{CCIOMAX}$	-30		30	μΑ

#### **Bus Hold Specifications**

#### Table 1-7: Bus Hold Parameters for Arria V Devices

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

			V <sub>CCIO</sub> (V)												
Parameter	Symbol	Condition	1	.2	1	.5	1	.8	2	.5	3	.0	3.	.3	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max)	8		12		30		50		70		70	_	μΑ
Bus-hold, high, sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min)	-8		-12		-30		-50		-70		-70	_	μΑ
Bus-hold, low, overdrive current	I <sub>ODL</sub>	$\begin{array}{c} 0 \ V < V_{IN} \\ < V_{CCIO} \end{array}$	_	125		175	_	200		300	_	500		500	μΑ
Bus-hold, high, overdrive current	I <sub>ODH</sub>	0 V <v<sub>IN <v<sub>CCIO</v<sub></v<sub>	_	-125		-175		-200	_	-300		-500		-500	μΑ

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



#### Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

I/O Standard		V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)		V <sub>TT</sub> (V)			
1/O Stanuaru	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	$V_{REF} + 0.04$	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> – 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95		$V_{CCIO}/2$	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9		$V_{CCIO}/2$	_	
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.53 \times V_{CCIO}$		V <sub>CCIO</sub> /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	—	_	_	

Table 1-15: Single-Ended SSTL, HSTL, and H	SUL I/O Reference Voltage Specifications for Arria V Devices



Symbol/Description	Condition	Trans	sceiver Speed Gr	ade 4	Transc	eiver Speed G	irade 6	Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Spread-spectrum modulating clock frequency	PCI Express <sup>®</sup> (PCIe)	30		33	30	_	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	_		0 to -0.5%	—	
On-chip termination resistors	_	_	100		_	100	—	Ω
V <sub>ICM</sub> (AC coupled)		—	1.1/1.15 <sup>(26)</sup>		_	1.1/1.15 <sup>(26)</sup>	—	V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	mV
	10 Hz	—	_	-50	_	—	-50	dBc/Hz
	100 Hz	_	_	-80	_	—	-80	dBc/Hz
Transmitter REFCLK phase	1 KHz	—		-110	_	—	-110	dBc/Hz
noise <sup>(27)</sup>	10 KHz	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	—	_	-120	_	—	-120	dBc/Hz
	≥1 MHz			-130	_	_	-130	dBc/Hz
R <sub>REF</sub>	—	—	2000 ±1%		—	2000 ±1%	_	Ω



<sup>&</sup>lt;sup>(26)</sup> For data rate  $\leq$  3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate > 3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

<sup>&</sup>lt;sup>(27)</sup> The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER)  $10^{-12}$ .

#### Table 1-21: Transceiver Clocks Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transc	eiver Speed G	irade 4	Transceiver Speed Grade 6			Unit
Symbol/Description		Min	Тур	Мах	Min	Тур	Max	Onic
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	_	MHz
Transceiver Reconfigura- tion Controller IP (mgmt_ clk_clk) clock frequency	_	75	_	125	75	_	125	MHz

### Table 1-22: Receiver Specifications for Arria V GX and SX Devices

Sumbol/Doccription	Condition	Transc	eiver Speed G	irade 4	Transc	eiver Speed G	irade 6	Unit	
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max		
Supported I/O standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS								
Data rate <sup>(28)</sup>	_	611	_	6553.6	611	_	3125	Mbps	
Absolute $V_{MAX}$ for a receiver pin <sup>(29)</sup>	_		_	1.2	_	_	1.2	V	
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	V	
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—			1.6			1.6	V	
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	_			2.2			2.2	V	



 <sup>&</sup>lt;sup>(28)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
 <sup>(29)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

Sumbol/Decovintion	Condition	Transc	eiver Speed G	irade 4	Transc	eiver Speed G	Grade 6	Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Minimum differential eye opening at the receiver serial input pins <sup>(30)</sup>	_	100	_	_	100	_	_	mV
V <sub>ICM</sub> (AC coupled)	_	_	0.7/0.75/ 0.8 <sup>(31)</sup>	_	_	0.7/0.75/ 0.8 <sup>(31)</sup>		mV
V <sub>ICM</sub> (DC coupled)	$\leq 3.2 \text{Gbps}^{(32)}$	670	700	730	670	700	730	mV
	85- $\Omega$ setting		85	—	_	85	_	Ω
Differential on-chip	100- $\Omega$ setting		100	_		100		Ω
termination resistors	120-Ω setting		120	—		120		Ω
	150-Ω setting		150	_		150		Ω
t <sub>LTR</sub> <sup>(33)</sup>		_	_	10	_	_	10	μs
$t_{LTD}^{(34)}$	_	4	_	_	4	_	_	μs
t <sub>LTD_manual</sub> <sup>(35)</sup>	_	4	_	—	4	_	_	μs
t <sub>LTR_LTD_manual</sub> <sup>(36)</sup>		15	_		15			μs
Programmable ppm detector <sup>(37)</sup>	_	±62.5, 100, 125, 200, 250, 300, 500, and 1000						ppm

<sup>(30)</sup> The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(31) The AC coupled  $V_{ICM} = 700 \text{ mV}$  for Arria V GX and SX in PCIe mode only. The AC coupled  $V_{ICM} = 750 \text{ mV}$  for Arria V GT and ST in PCIe mode only.

<sup>(32)</sup> For standard protocol compliance, use AC coupling.

 $^{(33)}$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{(34)}$  t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

 $^{(35)}$  t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR\_LTD\_manual}}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.



Protocol	Sub-protocol	Data Rate (Mbps)
	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
Common Public Radio Interface (CPRI)	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII	4,915.2
	CPRI E60LVII	6,144
	CPRI E96LVIII <sup>(60)</sup>	9,830.4
Gbps Ethernet (GbE)	GbE 1250	1,250
	OBSAI 768	768
OBSAI	OBSAI 1536	1,536
OBSAI	OBSAI 3072	3,072
	OBSAI 6144	6,144
	SDI 270 SD	270
Serial digital interface (SDI)	SDI 1485 HD	1,485
	SDI 2970 3G	2,970




<sup>&</sup>lt;sup>(60)</sup> You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.

Symbol	Description	Min	Тур	Max	Unit
T <sub>din_end</sub>	Input data valid end	$(2 + R_{delay}) \times T_{qspi\_clk} - 1.21^{(85)}$		_	ns

#### Figure 1-8: Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



#### **Related Information**

# Quad SPI Flash Controller Chapter, Arria V Hard Processor System Technical Reference Manual

Provides more information about Rdelay.

#### **SPI Timing Characteristics**

#### Table 1-52: SPI Master Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T <sub>clk</sub>	CLK clock period	16.67	_	ns
T <sub>su</sub>	SPI Master-in slave-out (MISO) setup time	8.35 (86)	_	ns

 $<sup>^{(85)}</sup>$  R<sub>delay</sub> is set by programming the register <code>qspiregs.rddatacap</code>. For the SoC EDS software version 13.1 and later, Altera provides automatic Quad SPI calibration in the preloader. For more information about R<sub>delay</sub>, refer to the Quad SPI Flash Controller chapter in the Arria V Hard Processor System Technical Reference Manual.



#### 1-80 AS Configuration Timing

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLк period	_	
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU}$ + ( $T_{init}$ × CLKUSR period)		_
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576		Cycles

#### **Related Information**

#### **FPP Configuration Timing**

Provides the FPP configuration timing waveforms.

# **AS Configuration Timing**

#### Table 1-68: AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria V Devices table. You can obtain the  $t_{CF2ST1}$  value if you do not delay configuration by externally holding nSTATUS low.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CO</sub>	DCLK falling edge to the AS_DATA0/ASDO output		2	ns
t <sub>SU</sub>	Data setup time before the falling edge on DCLK	1.5	_	ns
t <sub>DH</sub>	Data hold time after the falling edge on DCLK	0		ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU}$ + ( $T_{init}$ × Clkusr period)		_
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576		Cycles



#### 1-82 PS Configuration Timing

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CK}^{(105)}$	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(105)</sup>	nSTATUS high to first rising edge of DCLK	2		μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5		ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$		S
t <sub>CL</sub>	DCLK low time	$0.45 \times 1/f_{MAX}$		S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	S
f <sub>MAX</sub>	DCLK frequency	-	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(106)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK period}$		_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (T <sub>init</sub> × Clkusr period)	_	
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576	—	Cycles

**Related Information** 

**PS Configuration Timing** 

Provides the PS configuration timing waveform.



 $<sup>^{(105)}</sup>$  If <code>nstatus</code> is monitored, follow the  $t_{ST2CK}$  specification. If <code>nstatus</code> is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>&</sup>lt;sup>(106)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

AV-51002 2017.02.10

The Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

#### **Related Information**

#### Arria V I/O Timing Spreadsheet

Provides the Arria V Excel-based I/O timing spreadsheet.

# Programmable IOE Delay

Parameter <sup>(112</sup>	Available	Minimum	Fast I	Model			Slow Model			- Unit
)	Settings	Offset <sup>(113)</sup>	Industrial	Commercial	-C4	-C5	-C6	-13	-15	Onic
D1	32	0	0.508	0.517	0.870	1.063	1.063	0.872	1.057	ns
D3	8	0	1.763	1.795	2.999	3.496	3.571	3.031	3.643	ns
D4	32	0	0.508	0.518	0.869	1.063	1.063	1.063	1.057	ns
D5	32	0	0.508	0.517	0.870	1.063	1.063	0.872	1.057	ns

#### Table 1-76: I/O element (IOE) Programmable Delay for Arria V Devices

# Programmable Output Buffer Delay

#### Table 1-77: Programmable Output Buffer Delay for Arria V Devices

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Quartus Prime software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.



<sup>&</sup>lt;sup>(112)</sup> You can set this value in the Quartus Prime software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Name** column of **Assignment Editor**.

<sup>&</sup>lt;sup>(113)</sup> Minimum offset does not include the intrinsic delay.

1-88 Glossary			AV-5100 2017.02.1
Symbol	Parameter	Typical	Unit
D <sub>OUTBUF</sub>	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps

# Glossary

# Table 1-78: Glossary

Term	Definition
Differential I/O standards	Receiver Input Waveforms
	Single-Ended Waveform $V_{ID}$ Positive Channel (p) = $V_{IH}$ $V_{CM}$ Negative Channel (n) = $V_{IL}$ Ground       Ground
	Differential Waveform $V_{ID}$ $V_{ID}$ $V_{ID}$ $v_{ID}$



Symbol	Description	Minimum	Maximum	Unit
V <sub>I</sub>	DC input voltage	-0.5	3.8	V
T <sub>J</sub>	Operating junction temperature	-55	125	°C
T <sub>STG</sub>	Storage temperature (No bias)	-65	150	°C
I <sub>OUT</sub>	DC output current per pin	-25	40	mA

#### Table 2-3: Transceiver Power Supply Absolute Conditions for Arria V GZ Devices

Symbol	Description	Minimum	Maximum	Unit
V <sub>CCA_GXBL</sub>	Transceiver channel PLL power supply (left side)	-0.5	3.75	V
V <sub>CCA_GXBR</sub>	Transceiver channel PLL power supply (right side)	-0.5	3.75	V
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side)	-0.5	1.35	V
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side)	-0.5	1.35	V
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side)	-0.5	1.35	V
V <sub>CCR_GXBL</sub>	Receiver analog power supply (left side)	-0.5	1.35	V
V <sub>CCR_GXBR</sub>	Receiver analog power supply (right side)	-0.5	1.35	V
V <sub>CCT_GXBL</sub>	Transmitter analog power supply (left side)	-0.5	1.35	V
V <sub>CCT_GXBR</sub>	Transmitter analog power supply (right side)	-0.5	1.35	V
V <sub>CCH_GXBL</sub>	Transmitter output buffer power supply (left side)	-0.5	1.8	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power supply (right side)	-0.5	1.8	V

# Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in the following table. They may also undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.



Symbol	Description	Conditions	Calibration Ac	Unit	
Symbol	Description	Conditions	C3, I3L	C4, I4	Onic
25-Ω R <sub>S</sub>	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%
50-Ω R <sub>S</sub>	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%
34- $\Omega$ and 40- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2 V	±15	±15	%
48-Ω, 60-Ω, 80-Ω, and 240-Ω R <sub>S</sub>	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)	$V_{CCIO} = 1.2 V$	±15	±15	%
50-Ω R <sub>T</sub>	Internal parallel termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2 V	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ $R_{\rm T}$	Internal parallel termination with calibration ( $20-\Omega$ , $30-\Omega$ , $40-\Omega$ , $60-\Omega$ , and $120-\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25 V	-10 to +40	-10 to +40	%
60- $\Omega$ and 120- $\Omega$ $R_{\rm T}$	Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)	$V_{CCIO} = 1.2$	-10 to +40	-10 to +40	%
25- $\Omega R_{S\_left\_shift}$	Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%

#### Table 2-11: OCT Without Calibration Resistance Tolerance Specifications for Arria V GZ Devices

Symbol	Description	Conditions	Resistance	Tolerance	Unit
Symbol	Description	Conditions	C3, I3L	C4, I4	Unit
- 8	Internal series termination without calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0 and 2.5 V	±40	±40	%



#### **Hot Socketing**

#### Table 2-14: Hot Socketing Specifications for Arria V GZ Devices

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 µA
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(124)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver pin	50 mA

#### Internal Weak Pull-Up Resistor

#### Table 2-15: Internal Weak Pull-Up Resistor for Arria V GZ Devices

All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins. The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

Symbol	Description	V <sub>CCIO</sub> Conditions (V) <sup>(125)</sup>	Value <sup>(126)</sup>	Unit		
		3.0 ±5%	25	kΩ		
	R <sub>PU</sub> Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option.	2.5 ±5%	25	kΩ		
				1.8 ±5%	25	kΩ
$R_{PU}$		1.5 ±5%	25	kΩ		
		1.35 ±5%	25	kΩ		
		1.25 ±5%	25	kΩ		
		1.2 ±5%	25	kΩ		

<sup>(124)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.





 $<sup>^{(125)}</sup>$  The pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

 $<sup>^{(126)}</sup>$  These specifications are valid with a ±10% tolerance to cover changes over PVT.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description		Min	Тур	Max	Min	Тур	Max	Onit
fixedclk clock frequency	PCIe Receiver Detect	-	100 or 125	_	_	100 or 125	—	MHz
Reconfiguration clock (mgmt_clk_ clk) frequency	—	100	_	125	100	_	125	MHz

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

#### Receiver

#### Table 2-24: Receiver Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			- Unit
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Мах	
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (Standard PCS) <sup>(143)</sup> , <sup>(144)</sup>	—	600	_	9900	600	_	8800	Mbps
Data rate (10G PCS) (143), (144)	_	600		12500	600	_	10312.5	Mbps
Absolute $V_{MAX}$ for a receiver pin $^{(145)}$	—	_	_	1.2	_	_	1.2	V
Absolute $\mathrm{V}_{\mathrm{MIN}}$ for a receiver pin	_	-0.4		_	-0.4	_		V

<sup>&</sup>lt;sup>(143)</sup> The line data rate may be limited by PCS-FPGA interface speed grade.

<sup>(144)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.



<sup>&</sup>lt;sup>(145)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

AV-51002 2017.02.10

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transc	Unit			
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Max		
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	_	_	_	1.6	_	_	1.6	V	
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after	$V_{CCR\_GXB} = 1.0 V$ $(V_{ICM} = 0.75 V)$		_	1.8	_	_	1.8	V	
device configuration <sup>(146)</sup>	$V_{CCR\_GXB} = 0.85 V$ $(V_{ICM} = 0.6 V)$	_	_	2.4	_	_	2.4	V	
Minimum differential eye opening at receiver serial input pins <sup>(147)(148)</sup>	_	85	_		85	_		mV	
	85– $\Omega$ setting	_	85 ± 30%	_	_	85 ± 30%		Ω	
Differential on-chip termination	100– $\Omega$ setting	_	100 ± 30%		_	100 ± 30%		Ω	
resistors	120– $\Omega$ setting	—	120 ± 30%		—	120 ± 30%		Ω	
	150– $\Omega$ setting	_	150 ± 30%	_	_	150 ± 30%		Ω	



<sup>&</sup>lt;sup>(146)</sup> The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin -  $V_{ICM}$ ).

<sup>&</sup>lt;sup>(147)</sup> The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

<sup>&</sup>lt;sup>(148)</sup> Minimum eye opening of 85 mV is only for the unstressed input eye condition.

#### Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Мах	
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t <sub>pll_powerdown</sub> <sup>(153)</sup>	_	1	_		1		—	μs
t <sub>pll_lock</sub> <sup>(154)</sup>	_		—	10	_		10	μs

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

#### ATX PLL

#### Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $t_{pll\_powerdown}$  is the PLL powerdown minimum pulse width. (153)

<sup>(154)</sup>  $t_{\text{pll} \text{ lock}}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

Symbol	Parameter	Min	Тур	Мах	Unit
k <sub>VALUE</sub>	Numerator of Fraction	128	8388608	2147483648	_
f <sub>RES</sub>	Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ )	390625	5.96	0.023	Hz

#### **Related Information**

- Duty Cycle Distortion (DCD) Specifications on page 2-56
- DLL Range Specifications on page 2-53

## **DSP Block Specifications**

### Table 2-35: DSP Block Performance Specifications for Arria V GZ Devices

Mode	Performar	nce		Unit				
mode	C3, I3L	C4	14	Onic				
Modes using One DSP Block								
Three 9 × 9	480	42	20	MHz				
One 18 × 18	480	420	400	MHz				
Two partial $18 \times 18$ (or $16 \times 16$ )	480	420	400	MHz				
One 27 × 27	400	350		MHz				
One 36 × 18	400	350		MHz				
One sum of two $18 \times 18$ (One sum of two $16 \times 16$ )	400	350		MHz				
One sum of square	400	350		MHz				
One $18 \times 18$ plus $36 (a \times b) + c$	400	350		MHz				
Modes using Two DSP Blocks								
Three 18 × 18	400	35	50	MHz				
One sum of four 18 × 18	380	30	00	MHz				



AV-51002 2017.02.10

Symbol	Conditions	C3, I3L				Unit		
Symbol	Conditions	Min	Тур	Мах	Min	Тур	Max	Onic
f <sub>HSCLK_in</sub> (input clock frequency) True Differential I/O Standards <sup>(179)</sup>	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	625	5		525	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5		625	5	_	525	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	420	5	_	420	MHz
f <sub>HSCLK_OUT</sub> (output clock frequency)	_	5	_	625 (181)	5	—	525 (181)	MHz

#### Transmitter High-Speed I/O Specifications

#### Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



<sup>(179)</sup> This only applies to DPA and soft-CDR modes.

<sup>&</sup>lt;sup>(180)</sup> Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

<sup>&</sup>lt;sup>(181)</sup> This is achieved by using the LVDS clock network.

#### **Related Information**

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

# Initialization

#### Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices

Initialization Clock Source	Initialization Clock Source Configuration Schemes Maximum Frequency (MHz)		Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, FPP	12.5	
CLKUSR <sup>(222)</sup>	PS, FPP	125	8576
CLKUSR	AS	100	8370
DCLK	PS, FPP	125	

# **Configuration Files**

Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Arria V GZ Device Datasheet

**Altera Corporation** 



<sup>&</sup>lt;sup>(221)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>(222)</sup> To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.