



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 7362 |
| Number of Logic Elements/Cells | 156000 |
| Total RAM Bits | 11746304 |
| Number of I/O | 416 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 896-BBGA, FCBGA |
| Supplier Device Package | 896-FBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agxba3d4f31c4n |

| | |
|---|------|
| Operating Conditions | 2-1 |
| Switching Characteristics | 2-21 |
| Transceiver Performance Specifications | 2-21 |
| Core Performance Specifications | 2-37 |
| Periphery Performance | 2-44 |
| Configuration Specification | 2-56 |
| POR Specifications | 2-56 |
| JTAG Configuration Specifications | 2-57 |
| Fast Passive Parallel (FPP) Configuration Timing | 2-57 |
| Active Serial Configuration Timing | 2-65 |
| Passive Serial Configuration Timing | 2-67 |
| Initialization | 2-69 |
| Configuration Files | 2-69 |
| Remote System Upgrades Circuitry Timing Specification | 2-70 |
| User Watchdog Internal Oscillator Frequency Specification | 2-71 |
| I/O Timing | 2-71 |
| Programmable IOE Delay | 2-72 |
| Programmable Output Buffer Delay | 2-72 |
| Glossary | 2-73 |
| Document Revision History | 2-78 |

Transceiver Power Supply Operating Conditions

Table 1-4: Transceiver Power Supply Operating Conditions for Arria V Devices

| Symbol | Description | Minimum ⁽⁵⁾ | Typical | Maximum ⁽⁵⁾ | Unit |
|-----------------------|---|------------------------|-------------------------|------------------------|------|
| V _{CCA_GXBL} | Transceiver high voltage power (left side) | 2.375 | 2.500 | 2.625 | V |
| V _{CCA_GXBR} | Transceiver high voltage power (right side) | | | | |
| V _{CCR_GXBL} | GX and SX speed grades—receiver power (left side) | 1.08/1.12 | 1.1/1.15 ⁽⁶⁾ | 1.14/1.18 | V |
| V _{CCR_GXBR} | GX and SX speed grades—receiver power (right side) | | | | |
| V _{CCR_GXBL} | GT and ST speed grades—receiver power (left side) | 1.17 | 1.20 | 1.23 | V |
| V _{CCR_GXBR} | GT and ST speed grades—receiver power (right side) | | | | |
| V _{CCT_GXBL} | GX and SX speed grades—transmitter power (left side) | 1.08/1.12 | 1.1/1.15 ⁽⁶⁾ | 1.14/1.18 | V |
| V _{CCT_GXBR} | GX and SX speed grades—transmitter power (right side) | | | | |
| V _{CCT_GXBL} | GT and ST speed grades—transmitter power (left side) | 1.17 | 1.20 | 1.23 | V |
| V _{CCT_GXBR} | GT and ST speed grades—transmitter power (right side) | | | | |
| V _{CCH_GXBL} | Transmitter output buffer power (left side) | 1.425 | 1.500 | 1.575 | V |
| V _{CCH_GXBR} | Transmitter output buffer power (right side) | | | | |

⁽⁵⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁶⁾ For data rate ≤ 3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to either 1.1-V or 1.15-V power supply. For data rate > 3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

| I/O Standard | V_{CCIO} (V) | | | $V_{SWING(DC)}$ (V) | | $V_{X(AC)}$ (V) | | | $V_{SWING(AC)}$ (V) | |
|--------------|----------------|------|------|---------------------|-----------------|---------------------|--------------|---------------------|---------------------------|---------------------------|
| | Min | Typ | Max | Min | Max | Min | Typ | Max | Min | Max |
| SSTL-125 | 1.19 | 1.25 | 1.31 | 0.18 | ⁽¹⁵⁾ | $V_{CCIO}/2 - 0.15$ | $V_{CCIO}/2$ | $V_{CCIO}/2 + 0.15$ | $2(V_{IH(AC)} - V_{REF})$ | $2(V_{IL(AC)} - V_{REF})$ |

Differential HSTL and HSUL I/O Standards

Table 1-18: Differential HSTL and HSUL I/O Standards for Arria V Devices

| I/O Standard | V_{CCIO} (V) | | | $V_{DIF(DC)}$ (V) | | $V_{X(AC)}$ (V) | | | $V_{CM(DC)}$ (V) | | | $V_{DIF(AC)}$ (V) | |
|------------------------|----------------|-----|-------|-------------------|------------------|------------------------------|-----------------------|------------------------------|-----------------------|-----------------------|-----------------------|-------------------|-------------------|
| | Min | Typ | Max | Min | Max | Min | Typ | Max | Min | Typ | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | — | 0.78 | — | 1.12 | 0.78 | — | 1.12 | 0.4 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | — | 0.68 | — | 0.9 | 0.68 | — | 0.9 | 0.4 | — |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | $V_{CCIO} + 0.3$ | — | $0.5 \times V_{CCIO}$ | — | $0.4 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.6 \times V_{CCIO}$ | 0.3 | $V_{CCIO} + 0.48$ |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | $0.5 \times V_{CCIO} - 0.12$ | $0.5 \times V_{CCIO}$ | $0.5 \times V_{CCIO} + 0.12$ | $0.4 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.6 \times V_{CCIO}$ | 0.44 | 0.44 |

Differential I/O Standard Specifications

Table 1-19: Differential I/O Standard Specifications for Arria V Devices

Differential inputs are powered by V_{CCPD} which requires 2.5 V.

| Symbol/Description | Condition | Transceiver Speed Grade 4 | | | Transceiver Speed Grade 6 | | | Unit |
|--|--|---------------------------|--------------------------|------|---------------------------|--------------------------|------|----------|
| | | Min | Typ | Max | Min | Typ | Max | |
| Spread-spectrum modulating clock frequency | PCI Express® (PCIe) | 30 | — | 33 | 30 | — | 33 | kHz |
| Spread-spectrum downspread | PCIe | — | 0 to -0.5% | — | — | 0 to -0.5% | — | — |
| On-chip termination resistors | — | — | 100 | — | — | 100 | — | Ω |
| V _{ICM} (AC coupled) | — | — | 1.1/1.15 ⁽²⁶⁾ | — | — | 1.1/1.15 ⁽²⁶⁾ | — | V |
| V _{ICM} (DC coupled) | HCSL I/O standard for the PCIe reference clock | 250 | — | 550 | 250 | — | 550 | mV |
| Transmitter REFCLK phase noise ⁽²⁷⁾ | 10 Hz | — | — | -50 | — | — | -50 | dBc/Hz |
| | 100 Hz | — | — | -80 | — | — | -80 | dBc/Hz |
| | 1 KHz | — | — | -110 | — | — | -110 | dBc/Hz |
| | 10 KHz | — | — | -120 | — | — | -120 | dBc/Hz |
| | 100 KHz | — | — | -120 | — | — | -120 | dBc/Hz |
| | ≥1 MHz | — | — | -130 | — | — | -130 | dBc/Hz |
| R _{REF} | — | — | 2000 ±1% | — | — | 2000 ±1% | — | Ω |

⁽²⁶⁾ For data rate ≤3.2 Gbps, connect V_{CCR_GXBL/R} to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V_{CCR_GXBL/R} to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

⁽²⁷⁾ The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10⁻¹².

| Symbol/Description | Condition | Transceiver Speed Grade 3 | | | Unit |
|---|--|---------------------------|-----|-----|----------|
| | | Min | Typ | Max | |
| Differential on-chip termination resistors | 85- Ω setting | — | 85 | — | Ω |
| | 100- Ω setting | — | 100 | — | Ω |
| | 120- Ω setting | — | 120 | — | Ω |
| | 150- Ω setting | — | 150 | — | Ω |
| Intra-differential pair skew | TX $V_{CM} = 0.65$ V (AC coupled) and slew rate of 15 ps | — | — | 15 | ps |
| Intra-transceiver block transmitter channel-to-channel skew | $\times 6$ PMA bonded mode | — | — | 180 | ps |
| Inter-transceiver block transmitter channel-to-channel skew ⁽⁵⁵⁾ | $\times N$ PMA bonded mode | — | — | 500 | ps |

Table 1-30: CMU PLL Specifications for Arria V GT and ST Devices

| Symbol/Description | Transceiver Speed Grade 3 | | Unit |
|---------------------------|---------------------------|---------|------|
| | Min | Max | |
| Supported data range | 0.611 | 10.3125 | Gbps |
| fPLL supported data range | 611 | 3125 | Mbps |

⁽⁵⁵⁾ This specification is only applicable to channels on one side of the device across two transceiver banks.

| Quartus Prime 1st Post Tap Pre- Emphasis Setting | Quartus Prime V _{OD} Setting | | | | | | | Unit |
|--|---------------------------------------|-------------|-------------|-------------|-------------|-------------|--------------|------|
| | 10 (200 mV) | 20 (400 mV) | 30 (600 mV) | 35 (700 mV) | 40 (800 mV) | 45 (900 mV) | 50 (1000 mV) | |
| 16 | — | — | 9.56 | 7.73 | 6.49 | — | — | dB |
| 17 | — | — | 10.43 | 8.39 | 7.02 | — | — | dB |
| 18 | — | — | 11.23 | 9.03 | 7.52 | — | — | dB |
| 19 | — | — | 12.18 | 9.7 | 8.02 | — | — | dB |
| 20 | — | — | 13.17 | 10.34 | 8.59 | — | — | dB |
| 21 | — | — | 14.2 | 11.1 | — | — | — | dB |
| 22 | — | — | 15.38 | 11.87 | — | — | — | dB |
| 23 | — | — | — | 12.67 | — | — | — | dB |
| 24 | — | — | — | 13.48 | — | — | — | dB |
| 25 | — | — | — | 14.37 | — | — | — | dB |
| 26 | — | — | — | — | — | — | — | dB |
| 27 | — | — | — | — | — | — | — | dB |
| 28 | — | — | — | — | — | — | — | dB |
| 29 | — | — | — | — | — | — | — | dB |
| 30 | — | — | — | — | — | — | — | dB |
| 31 | — | — | — | — | — | — | — | dB |

Related Information**[SPICE Models for Altera Devices](#)**

Provides the Arria V HSSI HSPICE models.

Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.

DPA Lock Time Specifications

Figure 1-4: Dynamic Phase Alignment (DPA) Lock Time Specifications with DPA PLL Calibration Enabled




Table 1-41: DPA Lock Time Specifications for Arria V Devices

The specifications are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

| Standard | Training Pattern | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions ⁽⁸⁴⁾ | Maximum Data Transition |
|--------------------|----------------------|--|--|-------------------------|
| SPI-4 | 00000000001111111111 | 2 | 128 | 640 |
| Parallel Rapid I/O | 00001111 | 2 | 128 | 640 |
| | 10010000 | 4 | 64 | 640 |
| Miscellaneous | 10101010 | 8 | 32 | 640 |
| | 01010101 | 8 | 32 | 640 |

⁽⁸⁴⁾ This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Memory Output Clock Jitter Specifications

Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10^{-12} , equivalent to 14 sigma.

Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.


| Parameter | Clock Network | Symbol | -I3, -C4 | | -I5, -C5 | | -C6 | | Unit |
|------------------------------|---------------|----------------|----------|-----|----------|-----|-----|-----|------|
| | | | Min | Max | Min | Max | Min | Max | |
| Clock period jitter | PHYCLK | $t_{JIT(per)}$ | -41 | 41 | -50 | 50 | -55 | 55 | ps |
| Cycle-to-cycle period jitter | PHYCLK | $t_{JIT(cc)}$ | 63 | | 90 | | 94 | | ps |

OCT Calibration Block Specifications

Table 1-46: OCT Calibration Block Specifications for Arria V Devices

| Symbol | Description | Min | Typ | Max | Unit |
|----------------|---|-----|------|-----|--------|
| OCTUSRCLK | Clock required by OCT calibration blocks | — | — | 20 | MHz |
| T_{OCTCAL} | Number of OCTUSRCLK clock cycles required for R_S OCT/ R_T OCT calibration | — | 1000 | — | Cycles |
| $T_{OCTSHIFT}$ | Number of OCTUSRCLK clock cycles required for OCT code to shift out | — | 32 | — | Cycles |
| T_{RS_RT} | Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT | — | 2.5 | — | ns |

Figure 1-11: SD/MMC Timing Diagram

**Related Information**

Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual

Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

USB Timing Characteristics

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices

| Symbol | Description | Min | Typ | Max | Unit |
|-----------|--|-----|-------|-----|------|
| T_{clk} | USB CLK clock period | — | 16.67 | — | ns |
| T_d | CLK to USB_STP/USB_DATA[7:0] output delay | 4.4 | — | 11 | ns |
| T_{su} | Setup time for USB_DIR/USB_NXT/USB_DATA[7:0] | 2 | — | — | ns |
| T_h | Hold time for USB_DIR/USB_NXT/USB_DATA[7:0] | 1 | — | — | ns |

| POR Delay | Minimum | Maximum | Unit |
|-----------|---------|---------|------|
| Standard | 100 | 300 | ms |

Related Information**MSEL Pin Settings**

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.



FPGA JTAG Configuration Timing

Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices

| Symbol | Description | Min | Max | Unit |
|------------------|--|-------------------------|--------------------|------|
| t_{JCP} | TCK clock period | 30, 167 ⁽⁹²⁾ | — | ns |
| t_{JCH} | TCK clock high time | 14 | — | ns |
| t_{JCL} | TCK clock low time | 14 | — | ns |
| t_{JPSU} (TDI) | TDI JTAG port setup time | 2 | — | ns |
| t_{JPSU} (TMS) | TMS JTAG port setup time | 3 | — | ns |
| t_{JPH} | JTAG port hold time | 5 | — | ns |
| t_{JPCO} | JTAG port clock to output | — | 12 ⁽⁹³⁾ | ns |
| t_{JPZX} | JTAG port high impedance to valid output | — | 14 ⁽⁹³⁾ | ns |
| t_{JPXZ} | JTAG port valid output to high impedance | — | 14 ⁽⁹³⁾ | ns |

⁽⁹²⁾ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

⁽⁹³⁾ A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

| Term | Definition |
|----------------------|---|
| | <p>Transmitter Output Waveforms</p> <p>Single-Ended Waveform</p>  <p>Differential Waveform</p>  |
| f_{HCLK} | Left/right PLL input clock frequency. |
| f_{HSDR} | High-speed I/O block—Maximum/minimum LVDS data transfer rate ($f_{\text{HSDR}} = 1/\text{TUI}$), non-DPA. |
| f_{HSDRDPA} | High-speed I/O block—Maximum/minimum LVDS data transfer rate ($f_{\text{HSDRDPA}} = 1/\text{TUI}$), DPA. |
| J | High-speed I/O block—Deserialization factor (width of parallel data bus). |

| Date | Version | Changes |
|---------------|------------|---|
| December 2015 | 2015.12.16 | <ul style="list-style-type: none">Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices table.<ul style="list-style-type: none">Updated F_{clk}, $T_{duty\ cycle}$, and $T_{dss\ first}$ specifications.Added T_{qspi_clk}, T_{din_start}, and T_{din_end} specifications.Removed $T_{din\ max}$ specifications.Updated the minimum specification for T_{clk} to 16.67 ns and removed the maximum specification in SPI Master Timing Requirements for Arria V Devices table.Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices table.<ul style="list-style-type: none">Updated T_{clk} to $T_{sdmmc_clk_out}$ symbol.Updated $T_{sdmmc_clk_out}$ and T_d specifications.Added T_{sdmmc_clk}, T_{su}, and T_h specifications.Removed $T_{din\ max}$ specifications.Updated the following diagrams:<ul style="list-style-type: none">Quad SPI Flash Timing DiagramSD/MMC Timing DiagramUpdated configuration .rbf sizes for Arria V devices.Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>. |

| Date | Version | Changes |
|---------------|---------|--|
| July 2014 | 3.8 | <ul style="list-style-type: none"> Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. Updated V_{CC_HPS} specification in Table 5. Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21. Updated description in "HPS PLL Specifications" section. Updated VCO range maximum specification in Table 39. Updated T_d and T_h specifications in Table 45. Added T_h specification in Table 47 and Figure 13. Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. Removed "Remote update only in AS mode" specification in Table 58. Added DCLK device initialization clock source specification in Table 60. Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. Removed $f_{MAX_RU_CLK}$ specification in Table 63. |
| February 2014 | 3.7 | <ul style="list-style-type: none"> Updated $V_{CCRSTCLK_HPS}$ maximum specification in Table 1. Added $V_{CC_AUX_SHARED}$ specification in Table 1. |
| December 2013 | 3.6 | <ul style="list-style-type: none"> Added "HPS PLL Specifications". Added Table 24, Table 39, and Table 40. Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59. Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19. Removed table: GPIO Pulse Width for Arria V Devices. |

| Date | Version | Changes |
|---------------|---------|---|
| June 2012 | 2.0 | <ul style="list-style-type: none">• Updated for the Quartus II software v12.0 release:• Restructured document.• Updated “Supply Current and Power Consumption” section.• Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.• Added Table 22, Table 23, and Table 33.• Added Figure 1–1 and Figure 1–2.• Added “Initialization” and “Configuration Files” sections. |
| February 2012 | 1.3 | <ul style="list-style-type: none">• Updated Table 2–1.• Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.• Updated V_{CCP} description. |
| December 2011 | 1.2 | Updated Table 2–1 and Table 2–3. |
| November 2011 | 1.1 | <ul style="list-style-type: none">• Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.• Added Table 2–5.• Added Figure 2–4. |
| August 2011 | 1.0 | Initial release. |

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle.

For example, a signal that overshoots to 3.95 V can be at 3.95 V for only ~21% over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to ~2 years.

Table 2-4: Maximum Allowed Overshoot During Transitions for Arria V GZ Devices

| Symbol | Description | Condition (V) | Overshoot Duration as % @ $T_J = 100^\circ\text{C}$ | Unit |
|---------|------------------|---------------|---|------|
| Vi (AC) | AC input voltage | 3.8 | 100 | % |
| | | 3.85 | 64 | % |
| | | 3.9 | 36 | % |
| | | 3.95 | 21 | % |
| | | 4 | 12 | % |
| | | 4.05 | 7 | % |
| | | 4.1 | 4 | % |
| | | 4.15 | 2 | % |
| | | 4.2 | 1 | % |

Recommended Operating Conditions

Table 2-5: Recommended Operating Conditions for Arria V GZ Devices

Power supply ramps must all be strictly monotonic, without plateaus.

| Symbol | Description | Condition | Minimum ⁽¹¹⁴⁾ | Typical | Maximum ⁽¹¹⁴⁾ | Unit |
|-----------------|--|-----------|--------------------------|---------|--------------------------|------|
| V _{CC} | Core voltage and periphery circuitry power supply ⁽¹¹⁵⁾ | — | 0.82 | 0.85 | 0.88 | V |

⁽¹¹⁴⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹¹⁵⁾ The V_{CC} core supply must be set to 0.9 V if the Partial Reconfiguration (PR) feature is used.

| Symbol/Description | Conditions | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit |
|--|---|---------------------------|-----|-----|---------------------------|-----|-----|---------------|
| | | Min | Typ | Max | Min | Typ | Max | |
| V_{ICM} (AC and DC coupled) | $V_{CCR_GXB} = 0.85\text{ V}$ full bandwidth | — | 600 | — | — | 600 | — | mV |
| | $V_{CCR_GXB} = 0.85\text{ V}$ half bandwidth | — | 600 | — | — | 600 | — | mV |
| | $V_{CCR_GXB} = 1.0\text{ V}$ full bandwidth | — | 700 | — | — | 700 | — | mV |
| | $V_{CCR_GXB} = 1.0\text{ V}$ half bandwidth | — | 700 | — | — | 700 | — | mV |
| $t_{LTR}^{(149)}$ | — | — | — | 10 | — | — | 10 | μs |
| $t_{LTD}^{(150)}$ | — | 4 | — | — | 4 | — | — | μs |
| $t_{LTD_manual}^{(151)}$ | — | 4 | — | — | 4 | — | — | μs |
| $t_{LTR_LTD_manual}^{(152)}$ | — | 15 | — | — | 15 | — | — | μs |
| Programmable equalization (AC Gain) | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | — | — | 16 | — | — | 16 | dB |

⁽¹⁴⁹⁾ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

⁽¹⁵⁰⁾ t_{LTD} is time required for the receiver CDR to start recovering valid data after the `rx_is_lockedto data` signal goes high.

⁽¹⁵¹⁾ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the `rx_is_lockedto data` signal goes high when the CDR is functioning in the manual mode.

⁽¹⁵²⁾ $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the `rx_is_lockedto ref` signal goes high when the CDR is functioning in the manual mode.

| Symbol/Description | Conditions | Transceiver Speed Grade 2 | | | Transceiver Speed Grade 3 | | | Unit |
|---|---------------------------|---------------------------|-----|-------|---------------------------|-----|---------|------|
| | | Min | Typ | Max | Min | Typ | Max | |
| Supported data rate range | VCO post-divider L = 2 | 8000 | — | 12500 | 8000 | — | 10312.5 | Mbps |
| | L = 4 | 4000 | — | 6600 | 4000 | — | 6600 | Mbps |
| | L = 8 ⁽¹⁵⁵⁾ | 2000 | — | 3300 | 2000 | — | 3300 | Mbps |
| t _{pll_powerdown} ⁽¹⁵⁶⁾ | — | 1 | — | — | 1 | — | — | μs |
| t _{pll_lock} ⁽¹⁵⁷⁾ | — | — | — | 10 | — | — | 10 | μs |

Related Information

- [Arria V Device Overview](#)
For more information about device ordering codes.
- [Transceiver Clocking in Arria V Devices](#)
For more information about clocking ATX PLLs.
- [Dynamic Reconfiguration in Arria V Devices](#)
For more information about reconfiguring ATX PLLs.

Fractional PLL

Table 2-28: Fractional PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

⁽¹⁵⁵⁾ This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the Transceiver Clocking in Arria V Devices chapter and the Dynamic Reconfiguration in Arria V Devices chapter.

⁽¹⁵⁶⁾ t_{pll_powerdown} is the PLL powerdown minimum pulse width.

⁽¹⁵⁷⁾ t_{pll_lock} is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------------------|---|-----|-----|-----|------|
| $f_{OUT}^{(169)}$ | Output frequency for an internal global or regional clock (C3, I3L speed grade) | — | — | 650 | MHz |
| | Output frequency for an internal global or regional clock (C4, I4 speed grade) | — | — | 580 | MHz |
| $f_{OUT_EXT}^{(169)}$ | Output frequency for an external clock output (C3, I3L speed grade) | — | — | 667 | MHz |
| | Output frequency for an external clock output (C4, I4 speed grade) | — | — | 533 | MHz |
| $t_{OUTDUTY}$ | Duty cycle for a dedicated external clock output (when set to 50%) | 45 | 50 | 55 | % |
| t_{FCOMP} | External feedback clock compensation time | — | — | 10 | ns |
| $f_{DYCONFIGCLK}$ | Dynamic configuration clock for <code>mgmt_clk</code> and <code>scanclk</code> | — | — | 100 | MHz |
| t_{LOCK} | Time required to lock from the end-of-device configuration or deassertion of <code>areset</code> | — | — | 1 | ms |
| t_{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays) | — | — | 1 | ms |
| f_{CLBW} | PLL closed-loop low bandwidth | — | 0.3 | — | MHz |
| | PLL closed-loop medium bandwidth | — | 1.5 | — | MHz |
| | PLL closed-loop high bandwidth ⁽¹⁷⁰⁾ | — | 4 | — | MHz |
| t_{PLL_PSERR} | Accuracy of PLL phase shift | — | — | ±50 | ps |
| t_{ARESET} | Minimum pulse width on the <code>areset</code> signal | 10 | — | — | ns |

⁽¹⁶⁹⁾ This specification is limited by the lower of the two: I/O f_{MAX} or f_{OUT} of the PLL.

⁽¹⁷⁰⁾ High bandwidth PLL settings are not supported in external feedback mode.

| Symbol | Conditions | C3, I3L | | | C4, I4 | | | Unit |
|--|--|---------|-----|----------------------|--------|-----|----------------------|------|
| | | Min | Typ | Max | Min | Typ | Max | |
| $f_{\text{HCLK_in}}$ (input clock frequency) True Differential I/O Standards ⁽¹⁷⁹⁾ | Clock boost factor $W = 1$ to 40 ⁽¹⁸⁰⁾ | 5 | — | 625 | 5 | — | 525 | MHz |
| $f_{\text{HCLK_in}}$ (input clock frequency) Single Ended I/O Standards | Clock boost factor $W = 1$ to 40 ⁽¹⁸⁰⁾ | 5 | — | 625 | 5 | — | 525 | MHz |
| $f_{\text{HCLK_in}}$ (input clock frequency) Single Ended I/O Standards | Clock boost factor $W = 1$ to 40 ⁽¹⁸⁰⁾ | 5 | — | 420 | 5 | — | 420 | MHz |
| $f_{\text{HCLK_OUT}}$ (output clock frequency) | — | 5 | — | 625 ⁽¹⁸¹⁾ | 5 | — | 525 ⁽¹⁸¹⁾ | MHz |

Transmitter High-Speed I/O Specifications

Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices



When $J = 3$ to 10 , use the serializer/deserializer (SERDES) block.

When $J = 1$ or 2 , bypass the SERDES block.

⁽¹⁷⁹⁾ This only applies to DPA and soft-CDR modes.

⁽¹⁸⁰⁾ Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

⁽¹⁸¹⁾ This is achieved by using the LVDS clock network.

| Term | Definition |
|--|--|
| R_L | Receiver differential input discrete resistor (external to the Arria V GZ device). |
| SW (sampling window) | <p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:</p>  <p>The diagram shows a horizontal timeline. A double-headed arrow labeled 'Bit Time' spans the entire duration. Below this, a sequence of boxes represents time intervals: '0.5 x TCCS', 'RSKM', 'Sampling Window (SW)', 'RSKM', and '0.5 x TCCS'. The 'Sampling Window (SW)' is the central interval where data must be valid.</p> |
| Single-ended voltage referenced I/O standard | <p>The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:</p> <p>Single-Ended Voltage Referenced I/O Standard</p>  <p>The diagram shows a trapezoidal waveform representing a signal transition. Horizontal dashed lines indicate various voltage levels: V_{OH} (top), $V_{OH(AC)}$ (just below V_{OH}), $V_{OH(DC)}$ (below $V_{OH(AC)}$), V_{REF} (middle), $V_{IL(DC)}$ (below V_{REF}), $V_{IL(AC)}$ (just above $V_{IL(DC)}$), V_{SS} (bottom), and V_{CCIO} (top right). The waveform starts at V_{OH}, falls through $V_{OH(AC)}$ and $V_{OH(DC)}$ to $V_{IL(AC)}$, then through $V_{IL(DC)}$ to V_{SS}, and finally rises back through $V_{IL(DC)}$ and $V_{IL(AC)}$ to V_{OH}.</p> |