





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product Status	Obsolete
Number of LABs/CLBs	7362
Number of Logic Elements/Cells	156000
Total RAM Bits	11746304
Number of I/O	416
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	896-BBGA, FCBGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxba3d4f31c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Operating Conditions Switching Characteristics Transceiver Performance Specifications Core Performance Specifications Periphery Performance Configuration Specification POR Specifications JTAG Configuration Specifications Fast Passive Parallel (FPP) Configuration Timing Active Serial Configuration Timing	2-1
Switching Characteristics	2-21
Transceiver Performance Specifications	
Core Performance Specifications	2-37
Periphery Performance	
Configuration Specification	2-56
POR Specifications	2-56
JTAG Configuration Specifications	
Fast Passive Parallel (FPP) Configuration Timing	
Active Serial Configuration Timing Passive Serial Configuration Timing	
Passive Serial Configuration Timing	2-67
Initialization	
Initialization	
Remote System Upgrades Circuitry Timing Specification	2-70
User Watchdog Internal Oscillator Frequency Specification	2-71
I/O Timing	2-71
Programmable IOE Delay	2-72
Programmable Output Buffer Delay	
Glossary	2-73
Programmable Output Buffer Delay Glossary Document Revision History	2-78

### **Transceiver Power Supply Operating Conditions**

Table 1-4: Transceiver Power Supply Operating Conditions for Arria V Device	es
---	----

Symbol	Description	Minimum <sup>(5)</sup>	Typical	Maximum <sup>(5)</sup>	Unit	
V <sub>CCA_GXBL</sub>	Transceiver high voltage power (left side)	2.375	2.500	2.625	V	
V <sub>CCA_GXBR</sub>	Transceiver high voltage power (right side)	2.373	2.300	2.025	v	
V <sub>CCR_GXBL</sub>	GX and SX speed grades—receiver power (left side)	1.08/1.12	1.1/1.15 <sup>(6)</sup>	1.14/1.18	V	
V <sub>CCR_GXBR</sub>	GX and SX speed grades—receiver power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v	
V <sub>CCR_GXBL</sub>	GT and ST speed grades—receiver power (left side)	1.17	1.20	1.23	V	
V <sub>CCR_GXBR</sub>	GT and ST speed grades—receiver power (right side)	1.17	1.20	1.23	v	
V <sub>CCT_GXBL</sub>	GX and SX speed grades—transmitter power (left side)	1 08/1 12	1.1/1.15 <sup>(6)</sup>	1.14/1.18	V	
V <sub>CCT_GXBR</sub>	GX and SX speed grades—transmitter power (right side)	1.08/1.12	1.1/1.13	1.14/1.10	V	
V <sub>CCT_GXBL</sub>	GT and ST speed grades—transmitter power (left side)	1.17	1.20	1.23	V	
V <sub>CCT_GXBR</sub>	GT and ST speed grades—transmitter power (right side)	1.17	1.20	1.23	V	
V <sub>CCH_GXBL</sub>	Transmitter output buffer power (left side)	1.425	1.500	1.575	V	
V <sub>CCH_GXBR</sub>	Transmitter output buffer power (right side)	1.423	1.300	1.373	v	

<sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(6)</sup> For data rate <=3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.



I/O Standard	V <sub>CCIO</sub> (V) V <sub>SWING(DC)</sub>		<sub>ING(DC)</sub> (V)		V <sub>X(AC)</sub> (V)		V <sub>SWING(AC)</sub> (V)			
	Min	Тур	Max	Min	Мах	Min	Тур	Мах	Min	Max
SSTL-125	1.19	1.25	1.31	0.18	(15)	V <sub>CCIO</sub> /2 – 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> – V <sub>REF</sub> )	$2(V_{IL(AC)} - V_{REF})$

# **Differential HSTL and HSUL I/O Standards**

# Table 1-18: Differential HSTL and HSUL I/O Standards for Arria V Devices

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)	
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.78	—	1.12	0.78		1.12	0.4	
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68	—	0.9	0.68		0.9	0.4	
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3		$0.5 \times V_{ m CCIO}$	_	$0.4 \times V_{ m CCIO}$	$0.5 \times V_{ m CCIO}$	$0.6 \times V_{ m CCIO}$	0.3	V <sub>CCIO</sub> + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	$\begin{array}{c} 0.5 \times \\ V_{\rm CCIO} - \\ 0.12 \end{array}$	$0.5  imes V_{ m CCIO}$	$0.5 \times V_{CCIO} + 0.12$	$0.4 \times V_{\rm CCIO}$	$0.5 \times V_{ m CCIO}$	0.6 × V <sub>CCIO</sub>	0.44	0.44

# **Differential I/O Standard Specifications**

## Table 1-19: Differential I/O Standard Specifications for Arria V Devices

Differential inputs are powered by  $V_{CCPD}$  which requires 2.5 V.



Symbol/Description	Condition	Trans	sceiver Speed Gr	ade 4	Transc	eiver Speed G	Unit	
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Spread-spectrum modulating clock frequency	PCI Express <sup>®</sup> (PCIe)	30		33	30	_	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	_		0 to -0.5%	—	
On-chip termination resistors	_	_	100		_	100	—	Ω
V <sub>ICM</sub> (AC coupled)		—	1.1/1.15 <sup>(26)</sup>		_	1.1/1.15 <sup>(26)</sup>	—	V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	mV
	10 Hz	—	_	-50	_	—	-50	dBc/Hz
	100 Hz	_	_	-80	_	—	-80	dBc/Hz
Transmitter REFCLK phase	1 KHz	—		-110	_	—	-110	dBc/Hz
noise <sup>(27)</sup>	10 KHz	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	—	_	-120	_	—	-120	dBc/Hz
	≥1 MHz			-130	_	_	-130	dBc/Hz
R <sub>REF</sub>	—	—	2000 ±1%		—	2000 ±1%	_	Ω



<sup>&</sup>lt;sup>(26)</sup> For data rate  $\leq$  3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate > 3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

<sup>&</sup>lt;sup>(27)</sup> The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER)  $10^{-12}$ .

Symbol/Description	Condition	Tran	sceiver Speed Gra	Unit	
Symbol/Description	Condition	Min	Тур	Max	Ont
	85-Ω setting	—	85	—	Ω
Differential on-chip termination	100- $\Omega$ setting		100		Ω
resistors	120-Ω setting	—	120	—	Ω
	150-Ω setting		150		Ω
Intra-differential pair skew	TX $V_{CM}$ = 0.65 V (AC coupled) and slew rate of 15 ps			15	ps
Intra-transceiver block transmitter channel-to-channel skew	×6 PMA bonded mode			180	ps
Inter-transceiver block transmitter channel-to-channel skew <sup>(55)</sup>	× <i>N</i> PMA bonded mode			500	ps

# Table 1-30: CMU PLL Specifications for Arria V GT and ST Devices

Symbol/Description	Transceiver S	peed Grade 3	Unit
Symbol/Description	Min	Max	Onit
Supported data range	0.611	10.3125	Gbps
fPLL supported data range	611	3125	Mbps

<sup>(55)</sup> This specification is only applicable to channels on one side of the device across two transceiver banks.



### 1-40 Transceiver Compliance Specification

Quartus Prime 1st								
Post Tap Pre- Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit
16	_	_	9.56	7.73	6.49		_	dB
17	_	_	10.43	8.39	7.02		_	dB
18	_		11.23	9.03	7.52		_	dB
19	_		12.18	9.7	8.02		_	dB
20	_	_	13.17	10.34	8.59	_	_	dB
21	_	_	14.2	11.1	_	_	_	dB
22	_		15.38	11.87			_	dB
23	_	_	—	12.67	—		_	dB
24	_			13.48	_		_	dB
25	_			14.37	—		_	dB
26	_	_	_	_	_	_	_	dB
27	_				_		_	dB
28							_	dB
29	_				—		_	dB
30	_				_		_	dB
31							—	dB

#### **Related Information**

### SPICE Models for Altera Devices

Provides the Arria V HSSI HSPICE models.


## **Transceiver Compliance Specification**

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.



# **DPA Lock Time Specifications**

### Figure 1-4: Dynamic Phase Alignment (DPA) Lock Time Specifications with DPA PLL Calibration Enabled



## Table 1-41: DPA Lock Time Specifications for Arria V Devices

The specifications are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(84)</sup>	Maximum Data Transition	
SPI-4	0000000001111111111	2	128	640	
Parallel Rapid I/O	00001111	2	128	640	
r araner Rapid 1/0	10010000	4	64	640	
Miscellaneous	10101010	8	32	640	
wiscenaneous	01010101	8	32	640	

<sup>(84)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.



# **Memory Output Clock Jitter Specifications**

### Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter	Clock Network	Symbol	-I3,	-C4	–15,	-C5	-(	6	Unit
		Symbol	Min	Max	Min	Max	Min	Max	Onic
Clock period jitter	PHYCLK	t <sub>JIT(per)</sub>	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	t <sub>JIT(cc)</sub>	63		90		94		ps


# **OCT Calibration Block Specifications**

### Table 1-46: OCT Calibration Block Specifications for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks			20	MHz
T <sub>OCTCAL</sub>	Number of octus RCLK clock cycles required for $R_S$ OCT/ $R_T$ OCT calibration		1000		Cycles
T <sub>OCTSHIFT</sub>	Number of octusrclk clock cycles required for oct code to shift out		32		Cycles
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	_	2.5	_	ns



### Figure 1-11: SD/MMC Timing Diagram



#### **Related Information**

**Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual** Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

### **USB Timing Characteristics**

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

### Table 1-55: USB Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Мах	Unit
T <sub>clk</sub>	USB CLK clock period	_	16.67	_	ns
T <sub>d</sub>	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	—	11	ns
T <sub>su</sub>	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	_		ns
T <sub>h</sub>	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	—		ns



#### 1-76 FPGA JTAG Configuration Timing

POR Delay	Minimum	Maximum	Unit	
Standard	100	300	ms	

#### **Related Information**

### **MSEL Pin Settings**

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

# **FPGA JTAG Configuration Timing**


# Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices

Symbol	Description	Min	Мах	Unit
t <sub>JCP</sub>	TCK clock period	<b>30, 167</b> <sup>(92)</sup>	_	ns
t <sub>JCH</sub>	TCK clock high time	14		ns
t <sub>JCL</sub>	TCK clock low time	14		ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2		ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3		ns
t <sub>JPH</sub>	JTAG port hold time	5		ns
t <sub>JPCO</sub>	JTAG port clock to output		12 <sup>(93)</sup>	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		14 <sup>(93)</sup>	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	_	14 <sup>(93)</sup>	ns



<sup>&</sup>lt;sup>(92)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

<sup>&</sup>lt;sup>(93)</sup> A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.





Date	Version	Changes
December 2015	2015.12.16	<ul> <li>Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices table.</li> <li>Updated F<sub>clk</sub>, T<sub>dutvcvcle</sub>, and T<sub>dssfrst</sub> specifications.</li> </ul>
		• Added T <sub>qspi_clk</sub> , T <sub>din_start</sub> , and T <sub>din_end</sub> specifications.
		Removed T <sub>dinmax</sub> specifications.
		• Updated the minimum specification for T <sub>clk</sub> to 16.67 ns and removed the maximum specification in SPI Master Timing Requirements for Arria V Devices table.
		• Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices table.
		• Updated T <sub>clk</sub> to T <sub>sdmmc_clk_out</sub> symbol.
		• Updated T <sub>sdmmc_clk_out</sub> and T <sub>d</sub> specifications.
		• Added $T_{sdmmc_clk}$ , $T_{su}$ , and $T_h$ specifications.
		Removed T <sub>dinmax</sub> specifications.
		Updated the following diagrams:
		Quad SPI Flash Timing Diagram
		SD/MMC Timing Diagram
		• Updated configuration .rbf sizes for Arria V devices.
		Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i> .



### 1-98 Document Revision History

Date	Version	Changes
July 2014	3.8	<ul> <li>Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.</li> <li>Updated V<sub>CC_HPS</sub> specification in Table 5.</li> <li>Added a note in Table 19: Differential inputs are powered by V<sub>CCPD</sub> which requires 2.5 V.</li> <li>Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21.</li> <li>Updated description in "HPS PLL Specifications" section.</li> <li>Updated VCO range maximum specification in Table 39.</li> <li>Updated T<sub>h</sub> and T<sub>h</sub> specifications in Table 45.</li> <li>Added T<sub>h</sub> specification in Table 47 and Figure 13.</li> <li>Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.</li> <li>Removed "Remote update only in AS mode" specification in Table 58.</li> <li>Added DCLK device initialization clock source specification in Table 60.</li> <li>Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature.</li> <li>Removed f<sub>MAX_RU_CLK</sub> specification in Table 63.</li> </ul>
February 2014	3.7	<ul> <li>Updated V<sub>CCRSTCLK_HPS</sub> maximum specification in Table 1.</li> <li>Added V<sub>CC_AUX_SHARED</sub> specification in Table 1.</li> </ul>
December 2013	3.6	<ul> <li>Added "HPS PLL Specifications".</li> <li>Added Table 24, Table 39, and Table 40.</li> <li>Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59.</li> <li>Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19.</li> <li>Removed table: GPIO Pulse Width for Arria V Devices.</li> </ul>



Date	Version	Changes
June 2012	2.0	<ul> <li>Updated for the Quartus II software v12.0 release:</li> <li>Restructured document.</li> <li>Updated "Supply Current and Power Consumption" section.</li> <li>Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li> <li>Added Table 22, Table 23, and Table 33.</li> <li>Added Figure 1–1 and Figure 1–2.</li> <li>Added "Initialization" and "Configuration Files" sections.</li> </ul>
February 2012	1.3	<ul> <li>Updated Table 2–1.</li> <li>Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li> <li>Updated V<sub>CCP</sub> description.</li> </ul>
December 2011	1.2	Updated Table 2–1 and Table 2–3.
November 2011	1.1	<ul> <li>Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li> <li>Added Table 2–5.</li> <li>Added Figure 2–4.</li> </ul>
August 2011	1.0	Initial release.



#### 2-4 Recommended Operating Conditions

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle.

For example, a signal that overshoots to 3.95 V can be at 3.95 V for only  $\sim 21\%$  over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to  $\sim 2$  years.

Table 2-4: Maximum Allowed Overshoot During Transitions for Arria V GZ Devices
--

Symbol	Description	Condition (V)	Overshoot Duration as $\% @ T_J = 100^{\circ}C$	Unit
		3.8	100	%
		3.85	64	%
		3.9	36	%
		3.95	21	%
Vi (AC)	AC input voltage	4	12	%
		4.05	7	%
		4.1	4	%
		4.15	2	%
		4.2	1	%

# **Recommended Operating Conditions**

### Table 2-5: Recommended Operating Conditions for Arria V GZ Devices

Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum <sup>(114)</sup>	Typical	Maximum <sup>(114)</sup>	Unit
V <sub>CC</sub>	Core voltage and periphery circuitry power supply (115)	_	0.82	0.85	0.88	V

<sup>&</sup>lt;sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.





<sup>&</sup>lt;sup>(115)</sup> The V<sub>CC</sub> core supply must be set to 0.9 V if the Partial Reconfiguration (PR) feature is used.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	- Unit		
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Мах	Unit
V <sub>ICM</sub> (AC and DC coupled)	$V_{CCR\_GXB} = 0.85 V$ full bandwidth	_	600	_	_	600	_	mV
	$V_{CCR_{GXB}} = 0.85 V$ half bandwidth	_	600		_	600	_	mV
	$V_{CCR_{GXB}} = 1.0 V$ full bandwidth		700	_		700	_	mV
	$V_{CCR_{GXB}} = 1.0 V$ half bandwidth		700	_		700	_	mV
t <sub>LTR</sub> <sup>(149)</sup>	—	_	_	10	_	_	10	μs
t <sub>LTD</sub> <sup>(150)</sup>	_	4			4	_		μs
t <sub>LTD_manual</sub> <sup>(151)</sup>	—	4	_		4	_		μs
t <sub>LTR_LTD_manual</sub> <sup>(152)</sup>	_	15			15	_		μs
Programmable equalization (AC Gain)	Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz)			16		_	16	dB

2-26

Receiver



 $<sup>^{(149)}</sup>$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $<sup>^{(150)}</sup>$  t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

<sup>(151)</sup>  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR\_LTD\_manual}}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Onit
Supported data rate range	VCO post-divider L = 2	8000		12500	8000	_	10312.5	Mbps
	L = 4	4000		6600	4000		6600	Mbps
	$L = 8^{(155)}$	2000		3300	2000	_	3300	Mbps
t <sub>pll_powerdown</sub> <sup>(156)</sup>	_	1			1			μs
t <sub>pll_lock</sub> <sup>(157)</sup>	_			10	_		10	μs

#### **Related Information**

- Arria V Device Overview For more information about device ordering codes.
- Transceiver Clocking in Arria V Devices For more information about clocking ATX PLLs.
- **Dynamic Reconfiguration in Arria V Devices** For more information about reconfiguring ATX PLLs.

## **Fractional PLL**

## Table 2-28: Fractional PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.



<sup>(155)</sup> This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the Transceiver Clocking in Arria V Devices chapter and the Dynamic Reconfiguration in Arria V Devices chapter.

 $t_{pll_powerdown}$  is the PLL powerdown minimum pulse width.

<sup>(157)</sup>  $t_{pll \ lock}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

t<sub>ARESET</sub>

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>out</sub> (169)	Output frequency for an internal global or regional clock (C3, I3L speed grade)	—	—	650	MHz
	Output frequency for an internal global or regional clock (C4, I4 speed grade)	_	_	580	MHz
f <sub>out_ext</sub> <sup>(169)</sup>	Output frequency for an external clock output (C3, I3L speed grade)	—	—	667	MHz
	Output frequency for an external clock output (C4, I4 speed grade)	—	—	533	MHz
t <sub>OUTDUTY</sub>	Duty cycle for a dedicated external clock output (when set to 50%)	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	_	10	ns
f <sub>dyconfigclk</sub>	Dynamic configuration clock for mgmt_clk and scanclk	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays)	_		1	ms
f <sub>CLBW</sub>	PLL closed-loop low bandwidth	_	0.3		MHz
	PLL closed-loop medium bandwidth	_	1.5	_	MHz
	PLL closed-loop high bandwidth (170)	_	4	_	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	—	—	±50	ps

10

\_\_\_\_

\_

Minimum pulse width on the areset signal





ns

 $<sup>^{(169)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

<sup>&</sup>lt;sup>(170)</sup> High bandwidth PLL settings are not supported in external feedback mode.

AV-51002 2017.02.10

Symbol	Conditions	C3, I3L			C4, I4			Unit
Symbol		Min	Тур	Мах	Min	Тур	Max	Unit
f <sub>HSCLK_in</sub> (input clock frequency) True Differential I/O Standards <sup>(179)</sup>	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	625	5		525	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5		625	5	_	525	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	420	5		420	MHz
f <sub>HSCLK_OUT</sub> (output clock frequency)	_	5	_	625 (181)	5	—	525 (181)	MHz

### Transmitter High-Speed I/O Specifications

### Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



 $<sup>^{(179)}\,</sup>$  This only applies to DPA and soft-CDR modes.

<sup>&</sup>lt;sup>(180)</sup> Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

<sup>&</sup>lt;sup>(181)</sup> This is achieved by using the LVDS clock network.

2-76 Glossary	2-76	Glossary
---------------	------	----------

Term	Definition						
R <sub>L</sub>	Receiver differential input discrete resistor (external to the Arria V GZ device).						
SW (sampling window)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:						
	Bit Time						
	0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS (SW)						
Single-ended voltage referenced I/O standard	The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: Single-Ended Voltage Referenced I/O Standard $\frac{V_{\text{KEF}}}{V_{\text{REF}}} = \frac{V_{\text{KEC}}}{V_{\text{KEF}}} = \frac{V_{\text{KEC}}}{V_{\text{KEF}}}$						

