



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 7362  |
| Number of Logic Elements/Cells | 156000  |
| Total RAM Bits                 | 11746304  |
| Number of I/O                  | 336   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.07V ~ 1.13V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 672-BBGA, FCBGA   |
| Supplier Device Package        | 672-FBGA (27x27)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/5agxba3d6f27c6n">https://www.e-xfl.com/product-detail/intel/5agxba3d6f27c6n</a> |

|   |      |
|---|------|
| Operating Conditions .....                                      | 2-1  |
| Switching Characteristics .....                                 | 2-21 |
| Transceiver Performance Specifications .....                    | 2-21 |
| Core Performance Specifications .....                           | 2-37 |
| Periphery Performance .....                                     | 2-44 |
| Configuration Specification .....                               | 2-56 |
| POR Specifications .....  | 2-56 |
| JTAG Configuration Specifications .....                         | 2-57 |
| Fast Passive Parallel (FPP) Configuration Timing .....          | 2-57 |
| Active Serial Configuration Timing .....                        | 2-65 |
| Passive Serial Configuration Timing .....                       | 2-67 |
| Initialization .....  | 2-69 |
| Configuration Files .....                                       | 2-69 |
| Remote System Upgrades Circuitry Timing Specification .....     | 2-70 |
| User Watchdog Internal Oscillator Frequency Specification ..... | 2-71 |
| I/O Timing .....  | 2-71 |
| Programmable IOE Delay .....                                    | 2-72 |
| Programmable Output Buffer Delay .....                          | 2-72 |
| Glossary .....  | 2-73 |
| Document Revision History .....                                 | 2-78 |

| Symbol | Description  | V <sub>CCIO</sub> (V) | Value | Unit              |
|--------|--|-----------------------|-------|-------------------|
| dR/dT  | OCT variation with temperature without recalibration | 3.0                   | 0.189 | %/ <sup>o</sup> C |
|        |  | 2.5                   | 0.208 |                   |
|        |  | 1.8                   | 0.266 |                   |
|        |  | 1.5                   | 0.273 |                   |
|        |  | 1.35                  | 0.200 |                   |
|        |  | 1.25                  | 0.200 |                   |
|        |  | 1.2                   | 0.317 |                   |

## Pin Capacitance

**Table 1-11: Pin Capacitance for Arria V Devices**

| Symbol              | Description  | Maximum | Unit |
|---------------------|--|---------|------|
| C <sub>IOTB</sub>   | Input capacitance on top/bottom I/O pins                     | 6       | pF   |
| C <sub>IOLR</sub>   | Input capacitance on left/right I/O pins                     | 6       | pF   |
| C <sub>OUTFB</sub>  | Input capacitance on dual-purpose clock output/feedback pins | 6       | pF   |
| C <sub>IOVREF</sub> | Input capacitance on V <sub>REF</sub> pins                   | 48      | pF   |

## Hot Socketing

**Table 1-12: Hot Socketing Specifications for Arria V Devices**

| Symbol                    | Description                                     | Maximum           | Unit |
|---------------------------|---|-------------------|------|
| I <sub>IOPIN</sub> (DC)   | DC current per I/O pin                          | 300               | μA   |
| I <sub>IOPIN</sub> (AC)   | AC current per I/O pin                          | 8 <sup>(10)</sup> | mA   |
| I <sub>XCVR-TX</sub> (DC) | DC current per transceiver transmitter (TX) pin | 100               | mA   |

| I/O Standard                    | $V_{CCIO}$ (V)  |     |       | $V_{ID}$ (mV) <sup>(16)</sup> |                   |     | $V_{ICM(DC)}$ (V) |                          |       | $V_{OD}$ (V) <sup>(17)</sup> |     |     | $V_{OCM}$ (V) <sup>(17)(18)</sup> |      |       |
|---------------------------------|---|-----|-------|-------------------------------|-------------------|-----|-------------------|--------------------------|-------|------------------------------|-----|-----|-----------------------------------|------|-------|
|                                 | Min   | Typ | Max   | Min                           | Condition         | Max | Min               | Condition                | Max   | Min                          | Typ | Max | Min                               | Typ  | Max   |
| PCML                            | Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Transceiver Specifications for Arria V GX and SX Devices and Transceiver Specifications for Arria V GT and ST Devices tables. |     |       |                               |                   |     |                   |                          |       |                              |     |     |                                   |      |       |
| 2.5 V LVDS <sup>(19)</sup>      | 2.375   | 2.5 | 2.625 | 100                           | $V_{CM} = 1.25$ V | —   | 0.05              | $D_{MAX} \leq 1.25$ Gbps | 1.80  | 0.247                        | —   | 0.6 | 1.125                             | 1.25 | 1.375 |
|                                 |   |     |       |                               |                   | —   | 1.05              | $D_{MAX} > 1.25$ Gbps    | 1.55  |                              |     |     |                                   |      |       |
| RSDS (HIO) <sup>(20)</sup>      | 2.375   | 2.5 | 2.625 | 100                           | $V_{CM} = 1.25$ V | —   | 0.25              | —                        | 1.45  | 0.1                          | 0.2 | 0.6 | 0.5                               | 1.2  | 1.4   |
| Mini-LVDS (HIO) <sup>(21)</sup> | 2.375   | 2.5 | 2.625 | 200                           | —                 | 600 | 0.300             | —                        | 1.425 | 0.25                         | —   | 0.6 | 1                                 | 1.2  | 1.4   |
| LVPECL <sup>(22)</sup>          | —   | —   | —     | 300                           | —                 | —   | 0.60              | $D_{MAX} \leq 700$ Mbps  | 1.80  | —                            | —   | —   | —                                 | —    | —     |
|                                 |   |     |       |                               |                   |     | 1.00              | $D_{MAX} > 700$ Mbps     | 1.60  |                              |     |     |                                   |      |       |

**Related Information**

- [Transceiver Specifications for Arria V GX and SX Devices](#) on page 1-23  
Provides the specifications for transmitter, receiver, and reference clock I/O pin.

<sup>(16)</sup> The minimum  $V_{ID}$  value is applicable over the entire common mode range,  $V_{CM}$ .

<sup>(17)</sup>  $R_L$  range:  $90 \leq R_L \leq 110 \Omega$ .

<sup>(18)</sup> This applies to default pre-emphasis setting only.

<sup>(19)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 1.25 Gbps and 0 V to 1.85 V for data rates below 1.25 Gbps.

<sup>(20)</sup> For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

<sup>(21)</sup> For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.

<sup>(22)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

- [Transceiver Specifications for Arria V GT and ST Devices](#) on page 1-29  
Provides the specifications for transmitter, receiver, and reference clock I/O pin.

## Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks.

### Transceiver Performance Specifications

#### Transceiver Specifications for Arria V GX and SX Devices

Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

| Symbol/Description                      | Condition   | Transceiver Speed Grade 4 |     |                           | Transceiver Speed Grade 6 |     |                           | Unit |
|---|---|---------------------------|-----|---------------------------|---------------------------|-----|---------------------------|------|
|   |   | Min                       | Typ | Max                       | Min                       | Typ | Max                       |      |
| Supported I/O standards                 | 1.2 V PCML, 1.4 V PCML,1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(23)</sup> , HCSL, and LVDS |                           |     |                           |                           |     |                           |      |
| Input frequency from REFCLK input pins  | —   | 27                        | —   | 710                       | 27                        | —   | 710                       | MHz  |
| Rise time                               | Measure at ±60 mV of differential signal <sup>(24)</sup>  | —                         | —   | 400                       | —                         | —   | 400                       | ps   |
| Fall time                               | Measure at ±60 mV of differential signal <sup>(24)</sup>  | —                         | —   | 400                       | —                         | —   | 400                       | ps   |
| Duty cycle                              | —   | 45                        | —   | 55                        | 45                        | —   | 55                        | %    |
| Peak-to-peak differential input voltage | —   | 200                       | —   | 300 <sup>(25)</sup> /2000 | 200                       | —   | 300 <sup>(25)</sup> /2000 | mV   |

<sup>(23)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

<sup>(24)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.

<sup>(25)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

| Symbol/Description                        | Condition  | Transceiver Speed Grade 3   |     |     | Unit    |
|---|--|---|-----|-----|---------|
|   |  | Min   | Typ | Max |         |
| $t_{LTD\_manual}^{(51)}$                  | —  | 4   | —   | —   | $\mu s$ |
| $t_{LTR\_LTD\_manual}^{(52)}$             | —  | 15  | —   | —   | $\mu s$ |
| Programmable ppm detector <sup>(53)</sup> | —  | $\pm 62.5, 100, 125, 200, 250, 300, 500, \text{ and } 1000$   |     |     | ppm     |
| Run length                                | —  | —   | —   | 200 | UI      |
| Programmable equalization AC and DC gain  | AC gain setting = 0 to 3 <sup>(54)</sup><br>DC gain setting = 0 to 1 | Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices and CTLE Response at Data Rates $\leq 3.25$ Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices diagrams. |     |     |         |

Table 1-29: Transmitter Specifications for Arria V GT and ST Devices

| Symbol/Description              | Condition                  | Transceiver Speed Grade 3 |     |         | Unit |
|---------------------------------|----------------------------|---------------------------|-----|---------|------|
|                                 |                            | Min                       | Typ | Max     |      |
| Supported I/O standards         | 1.5 V PCML                 |                           |     |         |      |
| Data rate (6-Gbps transceiver)  | —                          | 611                       | —   | 6553.6  | Mbps |
| Data rate (10-Gbps transceiver) | —                          | 0.611                     | —   | 10.3125 | Gbps |
| V <sub>OCM</sub> (AC coupled)   | —                          | —                         | 650 | —       | mV   |
| V <sub>OCM</sub> (DC coupled)   | ≤ 3.2 Gbps <sup>(48)</sup> | 670                       | 700 | 730     | mV   |

<sup>(51)</sup>  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the `rx_is_lockedto data` signal goes high when the CDR is functioning in the manual mode.

<sup>(52)</sup>  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the `rx_is_lockedto ref` signal goes high when the CDR is functioning in the manual mode.

<sup>(53)</sup> The rate match FIFO supports only up to  $\pm 300$  ppm.

<sup>(54)</sup> The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.

| Symbol | V <sub>OD</sub> Setting <sup>(58)</sup> | V <sub>OD</sub> Value (mV) | V <sub>OD</sub> Setting <sup>(58)</sup> | V <sub>OD</sub> Value (mV) |
|--------|---|----------------------------|---|----------------------------|
|        | 25                                      | 500                        | 53                                      | 1060                       |
|        | 26                                      | 520                        | 54                                      | 1080                       |
|        | 27                                      | 540                        | 55                                      | 1100                       |
|        | 28                                      | 560                        | 56                                      | 1120                       |
|        | 29                                      | 580                        | 57                                      | 1140                       |
|        | 30                                      | 600                        | 58                                      | 1160                       |
|        | 31                                      | 620                        | 59                                      | 1180                       |
|        | 32                                      | 640                        | 60                                      | 1200                       |
|        | 33                                      | 660                        |   |                            |

## Transmitter Pre-Emphasis Levels

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Arria V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy  $|B| + |C| \leq 60$  where  $|B| = V_{OD}$  setting with termination value,  $R_{TERM} = 100 \Omega$  and  $|C| = 1st$  post tap pre-emphasis setting.
- $|B| - |C| > 5$  for data rates  $< 5$  Gbps and  $|B| - |C| > 8.25$  for data rates  $> 5$  Gbps.
- $(V_{MAX}/V_{MIN} - 1)\% < 600\%$ , where  $V_{MAX} = |B| + |C|$  and  $V_{MIN} = |B| - |C|$ .

Exception for PCIe Gen2 design: V<sub>OD</sub> setting = 43 and pre-emphasis setting = 19 are allowed for PCIe Gen2 design with transmit de-emphasis – 6dB setting (pipe\_txdeemp = 1'b0) using Altera PCIe Hard IP and PIPE IP cores.

<sup>(58)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

**Table 1-34: Transceiver Compliance Specification for All Supported Protocol for Arria V GX, GT, SX, and ST Devices**

| Protocol               | Sub-protocol | Data Rate (Mbps) |
|------------------------|--------------|------------------|
| PCIe                   | PCIe Gen1    | 2,500            |
|                        | PCIe Gen2    | 5,000            |
|                        | PCIe Cable   | 2,500            |
| XAUI                   | XAUI 2135    | 3,125            |
| Serial RapidIO® (SRIO) | SRIO 1250 SR | 1,250            |
|                        | SRIO 1250 LR | 1,250            |
|                        | SRIO 2500 SR | 2,500            |
|                        | SRIO 2500 LR | 2,500            |
|                        | SRIO 3125 SR | 3,125            |
|                        | SRIO 3125 LR | 3,125            |
|                        | SRIO 5000 SR | 5,000            |
|                        | SRIO 5000 MR | 5,000            |
|                        | SRIO 5000 LR | 5,000            |
|                        | SRIO_6250_SR | 6,250            |
|                        | SRIO_6250_MR | 6,250            |
|                        | SRIO_6250_LR | 6,250            |



Figure 1-9: SPI Master Timing Diagram





Table 1-53: SPI Slave Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

| Symbol     | Description                                     | Min | Max | Unit |
|------------|---|-----|-----|------|
| $T_{clk}$  | CLK clock period                                | 20  | —   | ns   |
| $T_s$      | MOSI Setup time                                 | 5   | —   | ns   |
| $T_h$      | MOSI Hold time                                  | 5   | —   | ns   |
| $T_{suss}$ | Setup time SPI_SS valid before first clock edge | 8   | —   | ns   |
| $T_{hss}$  | Hold time SPI_SS valid after last clock edge    | 8   | —   | ns   |
| $T_d$      | MISO output delay                               | —   | 6   | ns   |

Figure 1-11: SD/MMC Timing Diagram

**Related Information**

**Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual**

Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

**USB Timing Characteristics**


PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices

| Symbol    | Description                                  | Min | Typ   | Max | Unit |
|-----------|--|-----|-------|-----|------|
| $T_{clk}$ | USB CLK clock period                         | —   | 16.67 | —   | ns   |
| $T_d$     | CLK to USB_STP/USB_DATA[7:0] output delay    | 4.4 | —     | 11  | ns   |
| $T_{su}$  | Setup time for USB_DIR/USB_NXT/USB_DATA[7:0] | 2   | —     | —   | ns   |
| $T_h$     | Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]  | 1   | —     | —   | ns   |

| Symbol          | Description                        | Min | Max | Unit |
|-----------------|------------------------------------|-----|-----|------|
| $T_{dh}^{(89)}$ | Data to write enable hold time     | 5   | —   | ns   |
| $T_{cea}$       | Chip enable to data access time    | —   | 25  | ns   |
| $T_{rea}$       | Read enable to data access time    | —   | 16  | ns   |
| $T_{rhz}$       | Read enable to data high impedance | —   | 100 | ns   |
| $T_{rr}$        | Ready to read enable low           | 20  | —   | ns   |

Figure 1-17: NAND Command Latch Timing Diagram



| Symbol       | Parameter   | Minimum  | Maximum | Unit   |
|--------------|---|--|---------|--------|
| $t_{CD2CU}$  | CONF_DONE high to CLKUSR enabled                          | $4 \times \text{maximum DCLK period}$                | —       | —      |
| $t_{CD2UMC}$ | CONF_DONE high to user mode with CLKUSR option on         | $t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$ | —       | —      |
| $T_{init}$   | Number of clock cycles required for device initialization | 8,576  | —       | Cycles |

**Related Information****FPP Configuration Timing**

Provides the FPP configuration timing waveforms.

## AS Configuration Timing

**Table 1-68: AS Timing Parameters for AS  $\times 1$  and  $\times 4$  Configurations in Arria V Devices**

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria V Devices table. You can obtain the  $t_{CF2ST1}$  value if you do not delay configuration by externally holding  $nSTATUS$  low.

| Symbol       | Parameter   | Minimum  | Maximum | Unit    |
|--------------|---|--|---------|---------|
| $t_{CO}$     | DCLK falling edge to the AS_DATA0/ASDO output             | —  | 2       | ns      |
| $t_{SU}$     | Data setup time before the falling edge on DCLK           | 1.5  | —       | ns      |
| $t_{DH}$     | Data hold time after the falling edge on DCLK             | 0  | —       | ns      |
| $t_{CD2UM}$  | CONF_DONE high to user mode                               | 175  | 437     | $\mu s$ |
| $t_{CD2CU}$  | CONF_DONE high to CLKUSR enabled                          | $4 \times \text{maximum DCLK period}$                | —       | —       |
| $t_{CD2UMC}$ | CONF_DONE high to user mode with CLKUSR option on         | $t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$ | —       | —       |
| $T_{init}$   | Number of clock cycles required for device initialization | 8,576  | —       | Cycles  |

| Variant    | Member Code | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) |
|------------|-------------|--------------------------------|------------------------|
| Arria V GX | A1          | 71,015,712                     | 439,960                |
|            | A3          | 71,015,712                     | 439,960                |
|            | A5          | 101,740,800                    | 446,360                |
|            | A7          | 101,740,800                    | 446,360                |
|            | B1          | 137,785,088                    | 457,368                |
|            | B3          | 137,785,088                    | 457,368                |
|            | B5          | 185,915,808                    | 463,128                |
|            | B7          | 185,915,808                    | 463,128                |
| Arria V GT | C3          | 71,015,712                     | 439,960                |
|            | C7          | 101,740,800                    | 446,360                |
|            | D3          | 137,785,088                    | 457,368                |
|            | D7          | 185,915,808                    | 463,128                |
| Arria V SX | B3          | 185,903,680                    | 450,968                |
|            | B5          | 185,903,680                    | 450,968                |
| Arria V ST | D3          | 185,903,680                    | 450,968                |
|            | D5          | 185,903,680                    | 450,968                |

## Minimum Configuration Time Estimation

**Table 1-73: Minimum Configuration Time Estimation for Arria V Devices**

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.

| Term                 | Definition  |
|----------------------|---|
| PLL specifications   | <p>Diagram of PLL specifications</p> <p><b>Legend</b><br/>Reconfigurable in User Mode</p> <p><b>Note:</b><br/>(1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p>  |
| R <sub>L</sub>       | Receiver differential input discrete resistor (external to the Arria V device).   |
| Sampling window (SW) | <p>Timing diagram—The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:</p> <p>Bit Time</p> <p>0.5 x TCCS   RSKM   Sampling Window (SW)   RSKM   0.5 x TCCS</p> |

| Date         | Version    | Changes  |
|--------------|------------|--|
| January 2015 | 2015.01.30 | <ul style="list-style-type: none"> <li>Updated the description for <math>V_{CC\_AUX\_SHARED}</math> to “HPS auxiliary power supply” in the following tables: <ul style="list-style-type: none"> <li>Absolute Maximum Ratings for Arria V Devices</li> <li>HPS Power Supply Operating Conditions for Arria V SX and ST Devices</li> </ul> </li> <li>Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.</li> <li>Updated the conditions for transceiver reference clock rise time and fall time: Measure at <math>\pm 60</math> mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification.</li> <li>Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.</li> <li>Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for –I3 speed grade) and 462 MHz (for –C4 speed grade) to 400 MHz.</li> <li>Updated HPS PLL VCO maximum frequency to 1,600 MHz (for –C5, –I5, and –C6 speed grades), 1,850 MHz (for –C4 speed grade), and 2,100 MHz (for –I3 speed grade).</li> <li>Changed the symbol for HPS PLL input jitter divide value from NR to N.</li> <li>Removed “Slave select pulse width (Texas Instruments SSP mode)” parameter from the following tables: <ul style="list-style-type: none"> <li>SPI Master Timing Requirements for Arria V Devices</li> <li>SPI Slave Timing Requirements for Arria V Devices</li> </ul> </li> <li>Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.</li> <li>Added HPS JTAG timing specifications.</li> <li>Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each <math>V_{CCIO}</math> voltage step down from 3.0 V. For example, <math>t_{pCO} = 13</math> ns if <math>V_{CCIO}</math> of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.</li> <li>Updated the value in the <math>V_{ICM}</math> (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table.</li> </ul> |

## I/O Standard Specifications

The  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

Table 2-16: Single-Ended I/O Standards for Arria V GZ Devices

| I/O Standard | $V_{CCIO}$ (V) |     |       | $V_{IL}$ (V) |                        | $V_{IH}$ (V)           |                  | $V_{OL}$ (V)           | $V_{OH}$ (V)           | $I_{OL}$ (mA) | $I_{OH}$ (mA) |
|--------------|----------------|-----|-------|--------------|------------------------|------------------------|------------------|------------------------|------------------------|---------------|---------------|
|              | Min            | Typ | Max   | Min          | Max                    | Min                    | Max              | Max                    | Min                    |               |               |
| LVTTL        | 2.85           | 3   | 3.15  | -0.3         | 0.8                    | 1.7                    | 3.6              | 0.4                    | 2.4                    | 2             | -2            |
| LVC MOS      | 2.85           | 3   | 3.15  | -0.3         | 0.8                    | 1.7                    | 3.6              | 0.2                    | $V_{CCIO} - 0.2$       | 0.1           | -0.1          |
| 2.5 V        | 2.375          | 2.5 | 2.625 | -0.3         | 0.7                    | 1.7                    | 3.6              | 0.4                    | 2                      | 1             | -1            |
| 1.8 V        | 1.71           | 1.8 | 1.89  | -0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | 0.45                   | $V_{CCIO} - 0.45$      | 2             | -2            |
| 1.5 V        | 1.425          | 1.5 | 1.575 | -0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2             | -2            |
| 1.2 V        | 1.14           | 1.2 | 1.26  | -0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2             | -2            |

Table 2-17: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria V GZ Devices

| I/O Standard           | $V_{CCIO}$ (V) |     |       | $V_{REF}$ (V)          |                       |                        | $V_{TT}$ (V)           |                       |                        |
|------------------------|----------------|-----|-------|------------------------|-----------------------|------------------------|------------------------|-----------------------|------------------------|
|                        | Min            | Typ | Max   | Min                    | Typ                   | Max                    | Min                    | Typ                   | Max                    |
| SSTL-2<br>Class I, II  | 2.375          | 2.5 | 2.625 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $V_{REF} - 0.04$       | $V_{REF}$             | $V_{REF} + 0.04$       |
| SSTL-18<br>Class I, II | 1.71           | 1.8 | 1.89  | 0.833                  | 0.9                   | 0.969                  | $V_{REF} - 0.04$       | $V_{REF}$             | $V_{REF} + 0.04$       |
| SSTL-15<br>Class I, II | 1.425          | 1.5 | 1.575 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ |



| Symbol/Description  | Conditions   | Transceiver Speed Grade 2 |                |     | Transceiver Speed Grade 3 |                |     | Unit     |
|---|--|---------------------------|----------------|-----|---------------------------|----------------|-----|----------|
|   |  | Min                       | Typ            | Max | Min                       | Typ            | Max |          |
| Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration                 | —  | —                         | —              | 1.6 | —                         | —              | 1.6 | V        |
| Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration <sup>(146)</sup> | $V_{CCR\_GXB} = 1.0\text{ V}$<br>( $V_{ICM} = 0.75\text{ V}$ ) | —                         | —              | 1.8 | —                         | —              | 1.8 | V        |
|   | $V_{CCR\_GXB} = 0.85\text{ V}$<br>( $V_{ICM} = 0.6\text{ V}$ ) | —                         | —              | 2.4 | —                         | —              | 2.4 | V        |
| Minimum differential eye opening at receiver serial input pins <sup>(147)(148)</sup>                            | —  | 85                        | —              | —   | 85                        | —              | —   | mV       |
| Differential on-chip termination resistors  | 85- $\Omega$ setting   | —                         | $85 \pm 30\%$  | —   | —                         | $85 \pm 30\%$  | —   | $\Omega$ |
|   | 100- $\Omega$ setting  | —                         | $100 \pm 30\%$ | —   | —                         | $100 \pm 30\%$ | —   | $\Omega$ |
|   | 120- $\Omega$ setting  | —                         | $120 \pm 30\%$ | —   | —                         | $120 \pm 30\%$ | —   | $\Omega$ |
|   | 150- $\Omega$ setting  | —                         | $150 \pm 30\%$ | —   | —                         | $150 \pm 30\%$ | —   | $\Omega$ |

<sup>(146)</sup> The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to  $4 \times (\text{absolute } V_{MAX} \text{ for receiver pin} - V_{ICM})$ .

<sup>(147)</sup> The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

<sup>(148)</sup> Minimum eye opening of 85 mV is only for the unstressed input eye condition.

| Memory     | Mode   | Resources Used |        | Performance |     |     |     | Unit |
|------------|--|----------------|--------|-------------|-----|-----|-----|------|
|            |  | ALUTs          | Memory | C3          | C4  | I3L | I4  |      |
| M20K Block | Single-port, all supported widths  | 0              | 1      | 650         | 550 | 500 | 450 | MHz  |
|            | Simple dual-port, all supported widths   | 0              | 1      | 650         | 550 | 500 | 450 | MHz  |
|            | Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths | 0              | 1      | 455         | 400 | 455 | 400 | MHz  |
|            | Simple dual-port with ECC enabled, 512 × 32  | 0              | 1      | 400         | 350 | 400 | 350 | MHz  |
|            | Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32                      | 0              | 1      | 500         | 450 | 500 | 450 | MHz  |
|            | True dual port, all supported widths   | 0              | 1      | 650         | 550 | 500 | 450 | MHz  |
|            | ROM, all supported widths  | 0              | 1      | 650         | 550 | 500 | 450 | MHz  |

## Temperature Sensing Diode Specifications

Table 2-37: Internal Temperature Sensing Diode Specification

| Temperature Range | Accuracy | Offset Calibrated Option | Sampling Rate  | Conversion Time | Resolution | Minimum Resolution with no Missing Codes |
|-------------------|----------|--------------------------|----------------|-----------------|------------|--|
| -40°C to 100°C    | ±8°C     | No                       | 1 MHz, 500 kHz | < 100 ms        | 8 bits     | 8 bits                                   |

Table 2-38: External Temperature Sensing Diode Specifications for Arria V GZ Devices

| Description                              | Min | Typ | Max | Unit |
|--|-----|-----|-----|------|
| I <sub>bias</sub> , diode source current | 8   | —   | 200 | μA   |
| V <sub>bias</sub> , voltage across diode | 0.3 | —   | 0.9 | V    |
| Series resistance                        | —   | —   | < 1 | Ω    |

| Symbol       | Parameter   | Minimum   | Maximum | Unit |
|--------------|---|---|---------|------|
| $t_{CD2CU}$  | CONF_DONE high to CLKUSR enabled                  | $4 \times \text{maximum DCLK period}$                     | —       | —    |
| $t_{CD2UMC}$ | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (8576 \times \text{CLKUSR period})$<br>(209) | —       | —    |

**Related Information**

- [DCLK-to-DATA\[\] Ratio \(r\) for FPP Configuration](#) on page 2-57
- [Configuration, Design Security, and Remote System Upgrades in Arria V Devices](#)


<sup>(208)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

<sup>(209)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the “Initialization” section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

## FPP Configuration Timing when DCLK to DATA[] &gt; 1

Figure 2-8: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is &gt;1 ,

Timing when using a MAX II device, MAX V device, or microprocessor as an external host.





## Notes:

1. To find out the DCLK-to-DATA[] ratio for your system, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
2. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
3. After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
4. After power-up, before and during configuration, CONF\_DONE is low.
5. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
6. "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
7. If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31..0] pins prior to sending the first DCLK rising edge.
8. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
9. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

# Glossary

Table 2-68: Glossary

| Term                       | Definition   |
|----------------------------|--|
| Differential I/O Standards | <div>Receiver Input Waveforms</div> <div><div>Single-Ended Waveform</div><p>Positive Channel (p) = <math>V_{IH}</math></p><p>Negative Channel (n) = <math>V_{IL}</math></p><p>Ground</p></div> <div><div>Differential Waveform</div><p><math>p - n = 0V</math></p></div> <div>Transmitter Output Waveforms</div> |