

Welcome to **E-XFL.COM** 

# **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	8962
Number of Logic Elements/Cells	190000
Total RAM Bits	13284352
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxba5d4f35i5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol/Description	Condition	Transceiver Speed Grade 3			Unit
Symbol/Description	Condition	Min	Тур	Max	Offic
Data rate (10-Gbps transceiver) <sup>(44)</sup>	_	0.611	_	10.3125	Gbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(45)</sup>	_	_	_	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) before device configuration	_	_	_	1.6	V
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) after device configuration	_	_	_	2.2	V
Minimum differential eye opening at the receiver serial input pins (46)	_	100	_	_	mV
V <sub>ICM</sub> (AC coupled)	_	_	750 <sup>(47)</sup> /800	_	mV
V <sub>ICM</sub> (DC coupled)	≤ 3.2Gbps <sup>(48)</sup>	670	700	730	mV
	85-Ω setting	85			Ω
Differential on-chip termination	100-Ω setting	100			Ω
resistors	120-Ω setting		120		Ω
	150- $\Omega$ setting		150		Ω
t <sub>LTR</sub> <sup>(49)</sup>	_	_	_	10	μs
$t_{\mathrm{LTD}}^{(50)}$	_	4	_	_	μs

<sup>(45)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



<sup>(46)</sup> The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

 $<sup>^{(47)}\,</sup>$  The AC coupled  $V_{ICM}$  is 750 mV for PCIe mode only.

<sup>(48)</sup> For standard protocol compliance, use AC coupling.

 $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

<sup>(50)</sup> t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

## Typical TX $V_{\text{OD}}$ Setting for Arria V Transceiver Channels with termination of 100 $\Omega$

Table 1-32: Typical TX  $V_{\text{OD}}$  Setting for Arria V Transceiver Channels with termination of 100  $\Omega$ 

Symbol	V <sub>OD</sub> Setting <sup>(58)</sup>	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting <sup>(58)</sup>	V <sub>OD</sub> Value (mV)
	6 <sup>(59)</sup>	120	34	680
	7 <sup>(59)</sup>	140	35	700
	8 <sup>(59)</sup>	160	36	720
	9	180	37	740
	10	200	38	760
	11	220	39	780
	12	240	40	800
	13	260	41	820
	14	280	42	840
V <sub>OD</sub> differential peak-to-peak typical	15	300	43	860
-,, r · · ·	16	320	44	880
	17	340	45	900
	18	360	46	920
	19	380	47	940
	20	400	48	960
	21	420	49	980
	22	440	50	1000
	23	460	51	1020
	24	480	52	1040

<sup>(58)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

<sup>(59)</sup> Only valid for data rates  $\leq$  5 Gbps.

Symbol	Description	Min	Max	Unit
$T_h$	SPI MISO hold time	1	_	ns
T <sub>dutycycle</sub>	SPI_CLK duty cycle	45	55	%
T <sub>dssfrst</sub>	Output delay SPI_SS valid before first clock edge	8	_	ns
T <sub>dsslst</sub>	Output delay SPI_SS valid after last clock edge	8	_	ns
$T_{ m dio}$	Master-out slave-in (MOSI) output delay	-1	1	ns

Altera Corporation


Arria V GX, GT, SX, and ST Device Datasheet



This value is based on rx\_sample\_dly = 1 and spi\_m\_clk = 120 MHz. spi\_m\_clk is the internal clock that is used by SPI Master to derive it's SCLK\_OUT. These timings are based on rx\_sample\_dly of 1. This delay can be adjusted as needed to accommodate slower response times from the slave.

Note that a delay of 0 is not allowed. The setup time can be used as a reference starting point. It is very crucial to do a calibration to get the correct rx\_sample\_dly value because each SPI slave device may have different output delay and each application board may have different path delay. For more information about rx\_sample\_delay, refer to the SPI Controller chapter in the Hard Processor System Technical Reference Manual.

## Figure 1-16: I<sup>2</sup>C Timing Diagram



## **NAND Timing Characteristics**

### Table 1-60: NAND ONFI 1.0 Timing Requirements for Arria V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the C4 output of the main HPS PLL and timing registers provided in the NAND controller.

Symbol	Description	Min	Max	Unit
$T_{wp}^{(89)}$	Write enable pulse width	10	_	ns
T <sub>wh</sub> <sup>(89)</sup>	Write enable hold time	7	_	ns
$T_{rp}^{(89)}$	Read enable pulse width	10	<del></del>	ns
$T_{reh}^{(89)}$	Read enable hold time	7	_	ns
$T_{clesu}^{(89)}$	Command latch enable to write enable setup time	10	_	ns
T <sub>cleh</sub> <sup>(89)</sup>	Command latch enable to write enable hold time	5	_	ns
T <sub>cesu</sub> <sup>(89)</sup>	Chip enable to write enable setup time	15	_	ns
$T_{ceh}^{(89)}$	Chip enable to write enable hold time	5	_	ns
T <sub>alesu</sub> (89)	Address latch enable to write enable setup time	10	_	ns
T <sub>aleh</sub> <sup>(89)</sup>	Address latch enable to write enable hold time	5	_	ns
$T_{dsu}^{(89)}$	Data to write enable setup time	10	_	ns

<sup>(89)</sup> Timing of the NAND interface is controlled through the NAND configuration registers.

Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CK</sub> <sup>(105)</sup>	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(105)</sup>	nstatus high to first rising edge of DCLK	2	_	μs
$t_{ m DSU}$	DATA[] setup time before rising edge on DCLK	5.5	_	ns
$t_{\mathrm{DH}}$	DATA[] hold time after rising edge on DCLK	0	_	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	_	s
$t_{CLK}$	DCLK period	1/f <sub>MAX</sub>	_	s
$f_{MAX}$	DCLK frequency	_	125	MHz
$t_{\rm CD2UM}$	CONF_DONE high to user mode(106)	175	437	μs
$t_{\mathrm{CD2CU}}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{\text{CD2CU}}$ + ( $T_{\text{init}}$ × CLKUSR period)	_	
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576	_	Cycles

#### **Related Information**

## **PS Configuration Timing**

Provides the PS configuration timing waveform.

**Altera Corporation** Arria V GX, GT, SX, and ST Device Datasheet



 $<sup>\</sup>begin{array}{ll} ^{(105)} \ \ \text{If nstatus is monitored, follow the } \ t_{\text{CF2CK}} \ \text{specification.} \ \text{If nstatus is not monitored, follow the } \ t_{\text{CF2CK}} \ \text{specification.} \end{array}$ 

<sup>(106)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	A1	71,015,712	439,960
	A3	71,015,712	439,960
	A5	101,740,800	446,360
Arria V GX	A7	101,740,800	446,360
Allia V GA	B1	137,785,088	457,368
	В3	137,785,088	457,368
	B5	185,915,808	463,128
	B7	185,915,808	463,128
	C3	71,015,712	439,960
Arria V GT	C7	101,740,800	446,360
Ailia V G1	D3	137,785,088	457,368
	D7	185,915,808	463,128
Arria V SX	В3	185,903,680	450,968
Airia V SA	B5	185,903,680	450,968
Arria V ST	D3	185,903,680	450,968
7111a V 31	D5	185,903,680	450,968

## **Minimum Configuration Time Estimation**

## Table 1-73: Minimum Configuration Time Estimation for Arria V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.


Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Parameter	Typical	Unit
$\mathrm{D}_{\mathrm{OUTBUF}}$	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps

## Glossary

Table 1-78: Glossary



Arria V GX, GT, SX, and ST Device Datasheet **Altera Corporation** 



Term	Definition				
	Transmitter Output Waveforms				
	Single-Ended Waveform  Positive Channel (p) = V <sub>OH</sub> Negative Channel (n) = V <sub>OL</sub> Ground				
	Differential Waveform				
$f_{HSCLK}$	Left/right PLL input clock frequency.				
$f_{HSDR}$	High-speed I/O block—Maximum/minimum LVDS data transfer rate (f <sub>HSDR</sub> =1/TUI), non-DPA.				
f <sub>HSDRDPA</sub>	High-speed I/O block—Maximum/minimum LVDS data transfer rate (f <sub>HSDRDPA</sub> =1/TUI), DPA.				
J	High-speed I/O block—Deserialization factor (width of parallel data bus).				

AV-51002 2017.02.10

Term		Definition				
Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. values indicate the voltage levels at which the receiver must meet its timing specifications. The DC indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. A receiver input has crossed the AC value, the receiver changes to the new logic state.  The new logic state is then maintained as long as the input stays beyond the DC threshold. This ap is intended to provide predictable receiver timing in the presence of input waveform ringing.  Single-Ended Voltage Referenced I/O Standard					
	Single-Ended voltage Referenced	1/O Standard				
				V <sub>CC10</sub>		
	V <sub>OH</sub>			V <sub>IH(AC)</sub>		
				V <sub>IH(DC)</sub>		
		V REF		V <sub>IL(DC)</sub>		
				V IL(AC)		
	V <sub>0L</sub>					
				V <sub>SS</sub>		
$t_{\rm C}$	High-speed receiver/transmitter input and output clock period.					
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).					
$t_{ m DUTY}$	High-speed I/O block—Duty cycl	e on high-speed transmitte	r output clo	ock.		

Arria V GX, GT, SX, and ST Device Datasheet **Altera Corporation** 



Date	Version	Changes
July 2014	3.8	<ul> <li>Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.</li> <li>Updated V<sub>CC_HPS</sub> specification in Table 5.</li> <li>Added a note in Table 19: Differential inputs are powered by V<sub>CCPD</sub> which requires 2.5 V.</li> <li>Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21.</li> <li>Updated description in "HPS PLL Specifications" section.</li> <li>Updated VCO range maximum specification in Table 39.</li> <li>Updated T<sub>d</sub> and T<sub>h</sub> specifications in Table 45.</li> <li>Added T<sub>h</sub> specification in Table 47 and Figure 13.</li> <li>Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.</li> <li>Removed "Remote update only in AS mode" specification in Table 58.</li> <li>Added DCLK device initialization clock source specification in Table 60.</li> <li>Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature.</li> <li>Removed f<sub>MAX_RU_CLK</sub> specification in Table 63.</li> </ul>
February 2014	3.7	<ul> <li>Updated V<sub>CCRSTCLK_HPS</sub> maximum specification in Table 1.</li> <li>Added V<sub>CC_AUX_SHARED</sub> specification in Table 1.</li> </ul>
December 2013	3.6	<ul> <li>Added "HPS PLL Specifications".</li> <li>Added Table 24, Table 39, and Table 40.</li> <li>Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59.</li> <li>Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19.</li> <li>Removed table: GPIO Pulse Width for Arria V Devices.</li> </ul>

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Description	Minimum	Maximum	Unit
$V_{I}$	DC input voltage	-0.5	3.8	V
$T_{J}$	Operating junction temperature	-55	125	°C
$T_{STG}$	Storage temperature (No bias)	-65	150	°C
I <sub>OUT</sub>	DC output current per pin	-25	40	mA

Table 2-3: Transceiver Power Supply Absolute Conditions for Arria V GZ Devices

Symbol	Description	Minimum	Maximum	Unit
$V_{CCA\_GXBL}$	Transceiver channel PLL power supply (left side)	-0.5	3.75	V
V <sub>CCA_GXBR</sub>	Transceiver channel PLL power supply (right side)	-0.5	3.75	V
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side)	-0.5	1.35	V
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side)	-0.5	1.35	V
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side)	-0.5	1.35	V
V <sub>CCR_GXBL</sub>	Receiver analog power supply (left side)	-0.5	1.35	V
V <sub>CCR_GXBR</sub>	Receiver analog power supply (right side)	-0.5	1.35	V
V <sub>CCT_GXBL</sub>	Transmitter analog power supply (left side)	-0.5	1.35	V
V <sub>CCT_GXBR</sub>	Transmitter analog power supply (right side)	-0.5	1.35	V
V <sub>CCH_GXBL</sub>	Transmitter output buffer power supply (left side)	-0.5	1.8	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power supply (right side)	-0.5	1.8	V

## **Maximum Allowed Overshoot and Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in the following table. They may also undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.



The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle.

For example, a signal that overshoots to 3.95 V can be at 3.95 V for only  $\sim 21\%$  over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to  $\sim 2$  years.

Table 2-4: Maximum Allowed Overshoot During Transitions for Arria V GZ Devices

Symbol	Description	Condition (V)	Overshoot Duration as % @ T <sub>J</sub> = 100°C	Unit
		3.8	100	%
		3.85	64	%
		3.9	36	%
		3.95	21	%
Vi (AC)	AC input voltage	4	12	%
		4.05	7	%
		4.1	4	%
		4.15	2	%
		4.2	1	%

## **Recommended Operating Conditions**

### Table 2-5: Recommended Operating Conditions for Arria V GZ Devices

Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum <sup>(114)</sup>	Typical	Maximum <sup>(114)</sup>	Unit
$V_{CC}$	Core voltage and periphery circuitry power supply (115)	_	0.82	0.85	0.88	V

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



<sup>(115)</sup> The V<sub>CC</sub> core supply must be set to 0.9 V if the Partial Reconfiguration (PR) feature is used.

#### **Transceiver Power Supply Requirements**

Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

Conditions	VCCR_GXB and VCCT_GXB (122)	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:	1.05			
<ul><li>Data rate &gt; 10.3 Gbps.</li><li>DFE is used.</li></ul>				
If ANY of the following conditions are true (123):	1.0	3.0		
<ul> <li>ATX PLL is used.</li> <li>Data rate &gt; 6.5Gbps.</li> <li>DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.</li> </ul>			1.5	V
If ALL of the following conditions are true:	0.85	2.5		
<ul> <li>ATX PLL is not used.</li> <li>Data rate ≤ 6.5Gbps.</li> </ul>				
<ul> <li>DFE, AEQ, and EyeQ are not used.</li> </ul>				

#### **DC Characteristics**

## **Supply Current**

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



<sup>(122)</sup> If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to 0.85 V, they can be shared with the VCC core supply.

<sup>(123)</sup> Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

I/O Standard	V <sub>IL(D</sub>	<sub>C)</sub> (V)	V <sub>IH(Do</sub>	<sub>C)</sub> (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	l <sub>ol</sub> (mA)	I <sub>oh</sub> (mA)
1/O Standard	Min	Max	Min	Max	Max	Min	Max	Min	I <sub>O</sub> (IIIA)	i <sub>oh</sub> (IIIA)
SSTL-18 Class II	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	$V_{REF} + 0.25$	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.175	$V_{REF} + 0.175$	$0.2 \times V_{\rm CCIO}$	$0.8 \times V_{\rm CCIO}$	8	-8
SSTL-15 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.175	V <sub>REF</sub> + 0.175	$0.2 \times V_{\rm CCIO}$	$0.8 \times V_{\rm CCIO}$	16	-16
SSTL-135 Class I, II	_	V <sub>REF</sub> – 0.09	V <sub>REF</sub> + 0.09	_	V <sub>REF</sub> – 0.16	$V_{REF} + 0.16$	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	_	_
SSTL-125 Class I, II	_	V <sub>REF</sub> - 0.85	V <sub>REF</sub> + 0.85	_	V <sub>REF</sub> – 0.15	$V_{REF} + 0.15$	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	_	_
SSTL-12 Class I, II	_	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.15	$V_{REF} + 0.15$	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	_	_
HSTL-18 Class I	_	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.2	$V_{REF} + 0.2$	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.2	$V_{REF} + 0.2$	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.2	$V_{REF} + 0.2$	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.2	$V_{REF} + 0.2$	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	$\begin{array}{c} 0.25 \times \\ V_{\rm CCIO} \end{array}$	$0.75 \times V_{\rm CCIO}$	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> - 0.08	$V_{REF} + 0.08$	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	$V_{REF} + 0.15$	$\begin{array}{c} 0.25 \times \\ V_{\rm CCIO} \end{array}$	$0.75 \times V_{\text{CCIO}}$	16	-16
HSUL-12	_	V <sub>REF</sub> – 0.13	V <sub>REF</sub> + 0.13	_	V <sub>REF</sub> - 0.22	V <sub>REF</sub> + 0.22	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	_	_



Symbol	Parameter	Min	Тур	Max	Unit
t <sub>OUTPJ_IO</sub> , (173), (175)	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
OUTPJ_IO ,	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
t <sub>FOUTPJ_IO</sub> (173), (175), (176)	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
FOUTPJ_IO , ,	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
t <sub>OUTCCJ_IO</sub> (173), (175)	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
OUTCCJ_IO * * * *	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
t <sub>FOUTCCJ_IO</sub> (173), (175), (176)	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
FOUTCCJ_IO , ,	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
to 100 OVERDY D (173) (177)	Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	175	ps (p-p)
t <sub>CASC_OUTPJ_DC</sub> (173), (177)	Period Jitter for a dedicated clock output in cascaded PLLS (f <sub>OUT</sub> < 100 MHz)	_	_	17.5	mUI (p-p)
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits

<sup>(175)</sup> The external memory interface clock output jitter specifications use a different measurement method, which is available in the "Memory Output Clock Jitter Specification for Arria V GZ Devices" table.

a. Upstream PLL:  $0.59 \text{Mhz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$ 

b. Downstream PLL: Downstream PLL BW > 2 MHz

This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>(177)</sup> The cascaded PLL specification is only applicable with the following condition:

Symbol	Parameter	Min	Тур	Max	Unit
$k_{VALUE}$	Numerator of Fraction	128	8388608	2147483648	_
$f_{RES}$	Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ )	390625	5.96	0.023	Hz

#### **Related Information**

- Duty Cycle Distortion (DCD) Specifications on page 2-56
- DLL Range Specifications on page 2-53

## **DSP Block Specifications**

Table 2-35: DSP Block Performance Specifications for Arria V GZ Devices

Mode	Performar	nce		Unit
Mode	C3, I3L	C4	14	Onit
Modes using One DSP Block				
Three 9 × 9	480	42	20	MHz
One 18 × 18	480	420	400	MHz
Two partial $18 \times 18$ (or $16 \times 16$ )	480	420 400		MHz
One 27 × 27	400	350		MHz
One 36 × 18	400	350		MHz
One sum of two $18 \times 18$ (One sum of two $16 \times 16$ )	400	35	50	MHz
One sum of square	400	35	50	MHz
One $18 \times 18$ plus $36$ (a × b) + c	400	350		MHz
Modes using Two DSP Blocks				
Three 18 × 18	400	35	50	MHz
One sum of four $18 \times 18$	380	30	00	MHz



Symbol	Conditions	C3, I3L		C4, I4			- Unit	
Зушьог	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
	SERDES factor $J = 3$ to 10 (182), (183)	(184)	_	1250	(184)	_	1050	Mbps
True Differential I/O Standards - f <sub>HSDR</sub> (data rate)	SERDES factor $J \ge 4$ LVDS TX with DPA (185), (186), (187), (188)	(184)	_	1600	(184)	_	1250	Mbps
	SERDES factor J = 2, uses DDR Registers	(184)	_	(189)	(184)	_	(189)	Mbps
	SERDES factor J = 1, uses SDR Register	(184)	_	(189)	(184)	_	(189)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate)	SERDES factor $J = 4$ to $10^{(191)}$	(184)	_	840	(184)	_	840	Mbps

<sup>(182)</sup> If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

- (185) Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.
- (186) Requires package skew compensation with PCB trace length.
- (187) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (188) Chip-to-chip communication only with a maximum load of 5 pF.
- (189) The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (191) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.




The  $F_{MAX}$  specification is based on the fast clock used for serial data. The interface  $F_{MAX}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

## FPP Configuration Timing when DCLK to DATA[] > 1

### Figure 2-8: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1,

Timing when using a MAX II device, MAX V device, or microprocessor as an external host.



#### Notes:

- 1. To find out the DCLK-to-DATA[] ratio for your system, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 2. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 3. After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
- 4. After power-up, before and during configuration, CONF\_DONE is low.
- 5. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 6. "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 7. If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31..0] pins prior to sending the first DCLK rising edge.
- 8. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 9. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.



Table 2-57: FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is >1

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nconfig low to conf_done low	_	600	ns
t <sub>CF2ST0</sub>	nconfig low to nstatus low	_	600	ns
$t_{CFG}$	nconfig low pulse width	2	_	μs
t <sub>STATUS</sub>	nstatus low pulse width	268	1,506 (210)	μs
t <sub>CF2ST1</sub>	nconfig high to nstatus high	_	1,506 (211)	μs
t <sub>CF2CK</sub> (212)	nconfig high to first rising edge on DCLK	1,506	_	μs
t <sub>ST2CK</sub> <sup>(212)</sup>	nstatus high to first rising edge of DCLK	2	_	μs
$t_{ m DSU}$	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	N-1/f <sub>DCLK</sub> (213)	_	S
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
$t_{ m CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	_	s
$t_{ m CLK}$	DCLK period	1/f <sub>MAX</sub>	_	S
£	DCLK frequency (FPP ×8/×16)	_	125	MHz
$f_{MAX}$	DCLK frequency (FPP ×32)	_	100	MHz
t <sub>R</sub>	Input rise time	_	40	ns
$t_{\mathrm{F}}$	Input fall time	_	40	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode (214)	175	437	μs

<sup>(210)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>(211)</sup> You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

 $<sup>^{(212)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

 $<sup>^{(213)}</sup>$  N is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.

The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.

Term	Definition
$V_{OCM}$	Output common mode voltage—The common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
V <sub>SWING</sub>	Differential input voltage
$V_{X}$	Input differential cross point voltage
V <sub>OX</sub>	Output differential cross point voltage
W	High-speed I/O block—clock boost factor

## **Document Revision History**

Date	Version	Changes
February 2017	2017.02.10	<ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1" table.</li> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</li> </ul>
		<ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices" table.</li> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "PS Timing Parameters for Arria V GZ Devices" table.</li> <li>Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices" table.</li> </ul>

