





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Product StatusObsoleteNumber of LABs/CLBs14151Number of Logic Elements/Cells300000Total RAM Bits17358848Number of I/O384 | |
|--|----|
| Number of Logic Elements/Cells300000Total RAM Bits17358848 | |
| Total RAM Bits 17358848 | |
| | |
| Number of I/O 384 | |
| | |
| Number of Gates - | |
| Voltage - Supply 1.07V ~ 1.13V | |
| Mounting Type Surface Mount | |
| Operating Temperature 0°C ~ 85°C (TJ) | |
| Package / Case 896-BBGA, FCBG | A |
| Supplier Device Package 896-FBGA (31x32 | 1) |
| Purchase URL https://www.e-xfl | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AV-51002 2017.02.10

| Symbol | Description | Condition | Minimum ⁽⁷⁾ | Typical | Maximum ⁽⁷⁾ | Unit |
|--------------------------------------|--|-----------------------|------------------------|---------|------------------------|------|
| | HPS I/O | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| V _{CCPD_HPS} ⁽⁸⁾ | pre-driver power | 3.0 V | 2.85 | 3.0 | 3.15 | V |
| | supply | 2.5 V | 2.375 | 2.5 | 2.625 | V |
| | | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| | | 3.0 V | 2.85 | 3.0 | 3.15 | V |
| | HPS I/O | 2.5 V | 2.375 | 2.5 | 2.625 | V |
| V _{CCIO_HPS} | buffers power | 1.8 V | 1.71 | 1.8 | 1.89 | V |
| | supply | 1.5 V | 1.425 | 1.5 | 1.575 | V |
| | | 1.35 V ⁽⁹⁾ | 1.283 | 1.35 | 1.418 | V |
| | | 1.2 V | 1.14 | 1.2 | 1.26 | V |
| | HPS reset | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| X7 | and clock | 3.0 V | 2.85 | 3.0 | 3.15 | V |
| V _{CCRSTCLK_HPS} | input pins power | 2.5 V | 2.375 | 2.5 | 2.625 | V |
| | supply | 1.8 V | 1.71 | 1.8 | 1.89 | V |
| V _{CCPLL_HPS} | HPS PLL analog voltage regulator power supply | _ | 2.375 | 2.5 | 2.625 | V |



⁽⁷⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁸⁾ V_{CCPD_HPS} must be 2.5 V when V_{CCIO_HPS} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD_HPS} must be 3.0 V when V_{CCIO_HPS} is 3.0 V. V_{CCPD_HPS} must be 3.3 V when V_{CCIO_HPS} is 3.3 V.

 $^{^{(9)}}$ V_{CCIO_HPS} 1.35 V is supported for HPS row I/O bank only.

I/O Pin Leakage Current

Table 1-6: I/O Pin Leakage Current for Arria V Devices

| Symbol | Description | Condition | Min | Тур | Max | Unit |
|-----------------|--------------------|--------------------------------|-----|-----|-----|------|
| II | Input pin | $V_{I} = 0 V$ to $V_{CCIOMAX}$ | -30 | — | 30 | μΑ |
| I _{OZ} | Tri-stated I/O pin | $V_{O} = 0 V$ to $V_{CCIOMAX}$ | -30 | | 30 | μΑ |

Bus Hold Specifications

Table 1-7: Bus Hold Parameters for Arria V Devices

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

| | | | | V _{CCIO} (V) | | | | | | | | | | | |
|---|-------------------|---|-----|-----------------------|-----|------|-----|------|-----|------|-----|------|-----|------|------|
| Parameter | Symbol | Condition | 1 | .2 | 1 | .5 | 1 | .8 | 2 | .5 | 3 | .0 | 3. | .3 | Unit |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| Bus-hold, low, sustaining current | I _{SUSL} | V _{IN} > V _{IL} (max) | 8 | | 12 | | 30 | | 50 | | 70 | | 70 | _ | μΑ |
| Bus-hold, high, sustaining current | I _{SUSH} | V _{IN} < V _{IH} (min) | -8 | | -12 | | -30 | | -50 | | -70 | | -70 | _ | μΑ |
| Bus-hold, low, overdrive current | I _{ODL} | $\begin{array}{c} 0 \ V < V_{IN} \\ < V_{CCIO} \end{array}$ | _ | 125 | | 175 | _ | 200 | | 300 | _ | 500 | | 500 | μΑ |
| Bus-hold, high, overdrive current | I _{ODH} | 0 V <v<sub>IN <v<sub>CCIO</v<sub></v<sub> | _ | -125 | | -175 | | -200 | _ | -300 | | -500 | | -500 | μΑ |

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



Figure 1-1: Equation for OCT Variation Without Recalibration

$$R_{OCT} = R_{SCAL} \left(1 + \left(\frac{dR}{dT} \times \Delta T \right) \pm \left(\frac{dR}{dV} \times \Delta V \right) \right)$$

The definitions for the equation are as follows:

- The R_{OCT} value calculated shows the range of OCT resistance with the variation of temperature and V_{CCIO}.
- R_{SCAL} is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.
- ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- dR/dT is the percentage change of R_{SCAL} with temperature.
- dR/dV is the percentage change of R_{SCAL} with voltage.

OCT Variation after Power-Up Calibration

Table 1-10: OCT Variation after Power-Up Calibration for Arria V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0°C to 85°C.

| Symbol | Description | V _{CCIO} (V) | Value | Unit |
|--------|--|-----------------------|-------|------|
| | | 3.0 | 0.100 | |
| | | 2.5 | 0.100 | |
| | OCT variation with voltage without recalibration | 1.8 | 0.100 | |
| dR/dV | | 1.5 | 0.100 | %/mV |
| | | 1.35 | 0.150 | |
| | | 1.25 | 0.150 | |
| | | 1.2 | 0.150 | |



| I/O Standard | | V _{CCIO} (V) | | | V _{ID} (mV) ⁽¹⁶⁾ V | | | $V_{ICM(DC)}(V)$ | $V_{OD}(V)$ $V_{OD}(V)^{(17)}$ | | | | ١ | V _{OCM} (V) ⁽ | 17)(18) |
|------------------------------------|--|-----------------------|-------|-----|--|-----|-------|---------------------------------|--------------------------------|-------|-----|-----|-------|-----------------------------------|---------|
| | Min | Тур | Мах | Min | Condition | Мах | Min | Condition | Мах | Min | Тур | Max | Min | Тур | Max |
| PCML | Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For the reference clock I/O pin specifications, refer to Transceiver Specifications for Arria V GX and SX Devices and Transfor Arria V GT and ST Devices tables. | | | | | | | | | | | | | | |
| 2.5 V | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = | | 0.05 | D _{MAX} ≤ 1.25 Gbps | 1.80 | 0.247 | | 0.6 | 1.125 | 1.25 | 1.375 |
| LVDS ⁽¹⁹⁾ | 2.375 | 2.3 | 2.023 | 100 | 1.25 V | | 1.05 | D _{MAX} > 1.25 Gbps | 1.55 | 0.247 | | 0.0 | 1.125 | 1.25 | 1.575 |
| RSDS (HIO) ⁽²⁰⁾ | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | | 0.25 | | 1.45 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini-LVDS (HIO) ⁽²¹⁾ | 2.375 | 2.5 | 2.625 | 200 | | 600 | 0.300 | | 1.425 | 0.25 | _ | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL ⁽²²⁾ | | | | 300 | | | 0.60 | D _{MAX} ≤ 700 Mbps | 1.80 | | | | | | |
| | | _ | | 500 | | | 1.00 | D _{MAX} > 700 Mbps | 1.60 | | _ | | | | |

Related Information

- Transceiver Specifications for Arria V GX and SX Devices on page 1-23 Provides the specifications for transmitter, receiver, and reference clock I/O pin.
- $^{(16)}$ The minimum V_{ID} value is applicable over the entire common mode range, V_{CM}.
- ⁽¹⁷⁾ $R_{\rm L}$ range: $90 \le R_{\rm L} \le 110 \ \Omega$.
- ⁽¹⁸⁾ This applies to default pre-emphasis setting only.
- ⁽¹⁹⁾ For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 1.25 Gbps and 0 V to 1.85 V for data rates below 1.25 Gbps.
- ⁽²⁰⁾ For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.
- ⁽²¹⁾ For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.
- ⁽²²⁾ For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.



| Sumbol/Decovintion | Condition | Transc | eiver Speed G | irade 4 | Transc | eiver Speed G | Grade 6 | Unit |
|--|-------------------------------|---|----------------------------------|---------|--------|----------------------------------|---------|------|
| Symbol/Description | Condition | Min | Тур | Max | Min | Тур | Max | Onit |
| Minimum differential eye opening at the receiver serial input pins ⁽³⁰⁾ | _ | 100 | _ | _ | 100 | _ | _ | mV |
| V _{ICM} (AC coupled) | _ | _ | 0.7/0.75/ 0.8 ⁽³¹⁾ | _ | _ | 0.7/0.75/ 0.8 ⁽³¹⁾ | | mV |
| V _{ICM} (DC coupled) | $\leq 3.2 \text{Gbps}^{(32)}$ | 670 | 700 | 730 | 670 | 700 | 730 | mV |
| | 85- Ω setting | | 85 | — | _ | 85 | _ | Ω |
| Differential on-chip | 100- Ω setting | | 100 | _ | | 100 | | Ω |
| termination resistors | 120-Ω setting | | 120 | — | | 120 | | Ω |
| | 150-Ω setting | | 150 | _ | | 150 | | Ω |
| t _{LTR} ⁽³³⁾ | | _ | _ | 10 | _ | _ | 10 | μs |
| $t_{LTD}^{(34)}$ | _ | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTD_manual} ⁽³⁵⁾ | _ | 4 | _ | — | 4 | _ | _ | μs |
| t _{LTR_LTD_manual} ⁽³⁶⁾ | | 15 | _ | | 15 | | | μs |
| Programmable ppm detector ⁽³⁷⁾ | _ | ±62.5, 100, 125, 200, 250, 300, 500, and 1000 | | | | | | ppm |

⁽³⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(31) The AC coupled $V_{ICM} = 700 \text{ mV}$ for Arria V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750 \text{ mV}$ for Arria V GT and ST in PCIe mode only.

⁽³²⁾ For standard protocol compliance, use AC coupling.

 $^{(33)}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{(34)}$ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.


 $^{(35)}$ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR_LTD_manual}}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.



CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain

Figure 1-3: CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices





Typical TX V_{OD} Setting for Arria V Transceiver Channels with termination of 100 Ω

| Table 1-32: Typical TX Vor | Setting for Arria V Transceive | r Channels with termination of 100 Ω |
|----------------------------|--------------------------------|---|
| | | |

| Symbol | V _{OD} Setting ⁽⁵⁸⁾ | V _{OD} Value (mV) | V _{OD} Setting ⁽⁵⁸⁾ | V _{OD} Value (mV) |
|--|---|----------------------------|---|----------------------------|
| | 6 ⁽⁵⁹⁾ | 120 | 34 | 680 |
| | 7 ⁽⁵⁹⁾ | 140 | 35 | 700 |
| | 8(59) | 160 | 36 | 720 |
| | 9 | 180 | 37 | 740 |
| | 10 | 200 | 38 | 760 |
| | 11 | 220 | 39 | 780 |
| | 12 | 240 | 40 | 800 |
| | 13 | 260 | 41 | 820 |
| | 14 | 280 | 42 | 840 |
| V _{OD} differential peak-to-peak typical | 15 | 300 | 43 | 860 |
| -) F | 16 | 320 | 44 | 880 |
| | 17 | 340 | 45 | 900 |
| | 18 | 360 | 46 | 920 |
| | 19 | 380 | 47 | 940 |
| | 20 | 400 | 48 | 960 |
| | 21 | 420 | 49 | 980 |
| | 22 | 440 | 50 | 1000 |
| | 23 | 460 | 51 | 1020 |
| | 24 | 480 | 52 | 1040 |

⁽⁵⁸⁾ Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

⁽⁵⁹⁾ Only valid for data rates \leq 5 Gbps.



| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--|--|-------------------------------|-----|-----|---------------------|----------|
| | | -3 speed grade | _ | _ | 670 ⁽⁶³⁾ | MHz |
| f | Output frequency for external clock | -4 speed grade | _ | _ | 670 ⁽⁶³⁾ | MHz |
| f _{out_ext} | output | –5 speed grade | _ | _ | 622 ⁽⁶³⁾ | MHz |
| | | -6 speed grade | | | 500 ⁽⁶³⁾ | MHz |
| t _{OUTDUTY} | Duty cycle for external clock output (when set to 50%) | | 45 | 50 | 55 | % |
| t _{FCOMP} | External feedback clock compensation time | _ | _ | _ | 10 | ns |
| t _{DYCONFIGCLK} | Dynamic configuration clock for mgmt_ clk and scanclk | _ | _ | _ | 100 | MHz |
| t _{LOCK} | Time required to lock from end-of- device configuration or deassertion of areset | _ | _ | | 1 | ms |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | _ | | | 1 | ms |
| | | Low | _ | 0.3 | _ | MHz |
| f _{CLBW} | PLL closed-loop bandwidth | Medium | _ | 1.5 | _ | MHz |
| | | High ⁽⁶⁴⁾ | _ | 4 | _ | MHz |
| t _{PLL_PSERR} | Accuracy of PLL phase shift | — | _ | _ | ±50 | ps |
| t _{ARESET} | Minimum pulse width on the areset signal | _ | 10 | _ | _ | ns |
| + (65)(66) | Input dock and to and ittar | $F_{REF} \ge 100 \text{ MHz}$ | _ | _ | 0.15 | UI (p-p) |
| t _{INCCJ} ⁽⁶⁵⁾⁽⁶⁶⁾ | Input clock cycle-to-cycle jitter | $F_{REF} < 100 \text{ MHz}$ | _ | _ | ±750 | ps (p-p) |

⁽⁶⁴⁾ High bandwidth PLL settings are not supported in external feedback mode.



⁽⁶⁵⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

⁽⁶⁶⁾ F_{REF} is f_{IN}/N , specification applies when N = 1.


| | Symbol | Condition | | -I3, -C4 | | | –I5, –C5 | | | Unit | | |
|------------------|---|---|------|----------|-------|------|----------|-------|------|------|-------|------|
| | Symbol | Condition | Min | Тур | Max | Min | Тур | Мах | Min | Тур | Max | Onit |
| | TCCS | True Differential I/O Standards | _ | _ | 150 | _ | _ | 150 | _ | _ | 150 | ps |
| | 1003 | Emulated Differential I/O Standards | _ | _ | 300 | _ | _ | 300 | | _ | 300 | ps |
| | True Differential I/O Standards - f _{HSDRDPA} | SERDES factor J =3 to $10^{(76)}$ | 150 | | 1250 | 150 | _ | 1250 | 150 | | 1050 | Mbps |
| | (data rate) | SERDES factor $J \ge 8$ with DPA ⁽⁷⁶⁾⁽⁷⁸⁾ | 150 | _ | 1600 | 150 | _ | 1500 | 150 | _ | 1250 | Mbps |
| Receiver | | SERDES factor J = 3 to 10 | (77) | _ | (83) | (77) | _ | (83) | (77) | _ | (83) | Mbps |
| | f _{HSDR} (data rate) | SERDES factor J = 1 to 2, uses DDR registers | (77) | | (79) | (77) | | (79) | (77) | | (79) | Mbps |
| DPA Mode | DPA run length | _ | _ | _ | 10000 | _ | _ | 10000 | _ | _ | 10000 | UI |
| Soft-CDR Mode | Soft-CDR ppm tolerance | _ | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | ±ppm |
| Non-DPA Mode | Sampling Window | _ | | _ | 300 | _ | _ | 300 | | _ | 300 | ps |

Arria V GX, GT, SX, and ST Device Datasheet



⁽⁸³⁾ You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Figure 1-19: NAND Data Write Timing Diagram





HPS JTAG Timing Specifications

| Symbol | Description | Min | Мах | Unit |
|-------------------------|--|-----|--------------------|------|
| t _{JCP} | TCK clock period | 30 | | ns |
| t _{JCH} | TCK clock high time | 14 | | ns |
| t _{JCL} | TCK clock low time | 14 | | ns |
| t _{JPSU (TDI)} | TDI JTAG port setup time | 2 | | ns |
| t _{JPSU (TMS)} | TMS JTAG port setup time | 3 | | ns |
| t _{JPH} | JTAG port hold time | 5 | | ns |
| t _{JPCO} | JTAG port clock to output | | 12 ⁽⁹⁰⁾ | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 14 ⁽⁹⁰⁾ | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | _ | 14 ⁽⁹⁰⁾ | ns |

Table 1-62: HPS JTAG Timing Parameters and Values for Arria V Devices

Configuration Specifications

This section provides configuration specifications and timing for Arria V devices.

POR Specifications

Table 1-63: Fast and Standard POR Delay Specification for Arria V Devices

| POR Delay | Minimum | Maximum | Unit |
|-----------|---------|--------------------|------|
| Fast | 4 | 12 ⁽⁹¹⁾ | ms |

⁽⁹⁰⁾ A 1-ns adder is required for each V_{CCIO_HPS} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO_HPS} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

⁽⁹¹⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.



Remote System Upgrades

Table 1-74: Remote System Upgrade Circuitry Timing Specifications for Arria V Devices

| Parameter | Minimum | Unit |
|---|---------|------|
| t _{RU_nCONFIG} ⁽¹¹⁰⁾ | 250 | ns |
| t _{RU_nRSTIMER} ⁽¹¹¹⁾ | 250 | ns |

Related Information

- **Remote System Upgrade State Machine** Provides more information about configuration reset (RU_CONFIG) signal.
- User Watchdog Timer Provides more information about reset_timer (RU_nRSTIMER) signal.

User Watchdog Internal Oscillator Frequency Specifications

Table 1-75: User Watchdog Internal Oscillator Frequency Specifications for Arria V Devices

| Parameter | Minimum | Typical | Maximum | Unit |
|---|---------|---------|---------|------|
| User watchdog internal oscillator frequency | 5.3 | 7.9 | 12.5 | MHz |

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O timing and the Quartus Prime Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.





⁽¹¹⁰⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

⁽¹¹¹⁾ This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

| Term | Definition |
|----------------------------|---|
| t _{FALL} | Signal high-to-low transition time (80–20%) |
| t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input |
| t _{OUTPJ_IO} | Period jitter on the GPIO driven by a PLL |
| t _{OUTPJ_DC} | Period jitter on the dedicated clock output driven by a PLL |
| t _{RISE} | Signal low-to-high transition time (20–80%) |
| Timing Unit Interval (TUI) | The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/$ (Receiver Input Clock Frequency Multiplication Factor) = t_C/w) |
| V _{CM(DC)} | DC common mode input voltage. |
| V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| V _{IH(AC)} | High-level AC input voltage |
| V _{IH(DC)} | High-level DC input voltage |
| V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| V _{IL(AC)} | Low-level AC input voltage |
| V _{IL(DC)} | Low-level DC input voltage |
| V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. |
| V _{SWING} | Differential input voltage |
| V _X | Input differential cross point voltage |

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation

| Date | Version | Changes |
|--------------|------------|--|
| January 2015 | 2015.01.30 | • Updated the description for V _{CC_AUX_SHARED} to "HPS auxiliary power supply" in the following tables: |
| | | Absolute Maximum Ratings for Arria V Devices HPS Power Supply Operating Conditions for Arria V SX and ST Devices Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards. Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification. Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design. |
| | | Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for -I3 speed grade) and 462 MHz (for -C4 speed grade) to 400 MHz. Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C5, -I5, and -C6 speed grades), 1,850 MHz (for -C4 speed grade), and 2,100 MHz (for -I3 speed grade). Changed the symbol for HPS PLL input jitter divide value from NR to N. Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables: |
| | | SPI Master Timing Requirements for Arria V Devices SPI Slave Timing Requirements for Arria V Devices Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board. Added HPS JTAG timing specifications. Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V. Updated the value in the V_{ICM} (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table. |



2-2 Absolute Maximum Ratings

Lower number refers to faster speed grade.

L = Low power devices.

| Transceiver Speed Grade | Core Speed Grade | | | | | | |
|-------------------------|------------------|-----|-----|-----|--|--|--|
| Transceiver Speeu Graue | C3 | C4 | I3L | 14 | | | |
| 2 | Yes | _ | Yes | - | | | |
| 3 | | Yes | | Yes | | | |

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Arria V GZ devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution: Conditions other than those listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 2-2: Absolute Maximum Ratings for Arria V GZ Devices

| Symbol | Description | Minimum | Maximum | Unit |
|-----------------------|--|---------|---------|------|
| V _{CC} | Power supply for core voltage and periphery circuitry | -0.5 | 1.35 | V |
| V _{CCPT} | Power supply for programmable power technology | -0.5 | 1.8 | V |
| V _{CCPGM} | Power supply for configuration pins | -0.5 | 3.9 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | -0.5 | 3.4 | V |
| V _{CCBAT} | Battery back-up power supply for design security volatile key register | -0.5 | 3.9 | V |
| V _{CCPD} | I/O pre-driver power supply | -0.5 | 3.9 | V |
| V _{CCIO} | I/O power supply | -0.5 | 3.9 | V |
| V _{CCD_FPLL} | PLL digital power supply | -0.5 | 1.8 | V |
| V _{CCA_FPLL} | PLL analog power supply | -0.5 | 3.4 | V |



AV-51002 2017.02.10

| I/O Standard | V _{IL(D} | _{C)} (V) | V _{IH(D} | _{_)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | L (m A) | I (m A) |
|-------------------------|-------------------|-----------------------------|-----------------------------|-----------------------------|--------------------------|--------------------------|----------------------------|-----------------------------|----------------------|----------------------|
| I/O Standard | Min | Max | Min | Max | Max | Min | Max | Min | l _{ol} (mA) | l _{oh} (mA) |
| SSTL-18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{ m CCIO}$ | $0.8 \times V_{ m CCIO}$ | 8 | -8 |
| SSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{\rm CCIO}$ | $0.8 \times V_{ m CCIO}$ | 16 | -16 |
| SSTL-135 Class I, II | | V _{REF} – 0.09 | V _{REF} + 0.09 | — | V _{REF} – 0.16 | V _{REF} + 0.16 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | — |
| SSTL-125 Class I, II | _ | V _{REF} – 0.85 | V _{REF} + 0.85 | — | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | — |
| SSTL-12 Class I, II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.15 | V _{REF} + 0.15 | 0.2 * V _{CCIO} | 0.8 * V _{CCIO} | — | _ |
| HSTL-18 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | | V _{REF} – 0.1 | V _{REF} + 0.1 | — | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-15 Class II | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | $0.25 \times V_{\rm CCIO}$ | $0.75 \times V_{ m CCIO}$ | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} – 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} – 0.15 | V _{REF} + 0.15 | $0.25 \times V_{\rm CCIO}$ | $0.75 \times V_{ m CCIO}$ | 16 | -16 |
| HSUL-12 | — | V _{REF} – 0.13 | V _{REF} + 0.13 | — | V _{REF} – 0.22 | V _{REF} + 0.22 | $0.1 \times V_{\rm CCIO}$ | $0.9 \times V_{ m CCIO}$ | — | — |

Arria V GZ Device Datasheet

Altera Corporation



| Mode ⁽¹⁶⁴⁾ | Transceiver | PMA Width | 20 | 20 | 16 | 16 | 10 | 10 | 8 | 8 |
|-----------------------|-------------|-----------------------------|-----|-----|------|------|-----|------|------|------|
| | Speed Grade | PCS/Core Width | 40 | 20 | 32 | 16 | 20 | 10 | 16 | 8 |
| Pagistar | 2 | C3, I3L core speed grade | 9.9 | 9 | 7.92 | 7.2 | 4.9 | 4.,5 | 3.92 | 3.6 |
| Register | 3 | C4, I4 core speed grade | 8.8 | 8.2 | 7.04 | 6.56 | 4.4 | 4.1 | 3.52 | 3.28 |

Related Information

Operating Conditions on page 2-1

10G PCS Data Rate


Table 2-31: 10G PCS Approximate Maximum Data Rate (Gbps) for Arria V GZ Devices

| Mode ⁽¹⁶⁵⁾ | Transceiver Speed | PMA Width | 64 | 40 | 40 | 40 | 32 | 32 |
|-----------------------|-------------------|-----------------------------|---------|---------|-------|---------|----------|-------|
| Mode | Grade | PCS Width | 64 | 66/67 | 50 | 40 | 64/66/67 | 32 |
| FIFO | 2 | C3, I3L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 10.88 | 10.88 |
| | 3 | C4, I4 core speed grade | 10.3125 | 10.3125 | 10.69 | 10.3125 | 9.92 | 9.92 |
| Pagistar | 2 | C3, I3L core speed grade | 12.5 | 12.5 | 10.69 | 12.5 | 10.88 | 10.88 |
| Register | 3 | C4, I4 core speed grade | 10.3125 | 10.3125 | 10.69 | 10.3125 | 9.92 | 9.92 |

⁽¹⁶⁴⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



⁽¹⁶⁵⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



Non DPA Mode High-Speed I/O Specifications

Table 2-46: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.


| Symbol | Conditions | | C3, I3L | | | C4, I4 | | Unit |
|-----------------|------------|-----|---------|-----|-----|--------|-----|------|
| | Conditions | Min | Тур | Max | Min | Тур | Мах | Unit |
| Sampling Window | _ | | _ | 300 | | | 300 | ps |



FPP Configuration Timing when DCLK to DATA[] = 1

Figure 2-7: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1

Timing waveform for FPP configuration when using a MAX[®] II or MAX V device as an external host.



Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. For FPP ×16, use DATA[15..0]. For FPP ×8, use DATA[7..0]. DATA[31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high when the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Arria V GZ Device Datasheet





| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|--|---------|------|
| t _{CO} | DCLK falling edge to AS_DATA0/ASDO output | | 4 | ns |
| t _{SU} | Data setup time before falling edge on DCLK | 1.5 | — | ns |
| t _H | Data hold time after falling edge on DCLK | 0 | — | ns |
| t _{CD2UM} | CONF_DONE high to user mode (216) | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | $4 \times \text{maximum DCLK}$ period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × Clkusr period) | _ | _ |

Table 2-59: DCLK Frequency Specification in the AS Configuration Scheme

This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support ${\tt DCLK}$ frequency of 100 MHz.

| Minimum | Typical | Maximum | Unit |
|---------|---------|---------|------|
| 5.3 | 7.9 | 12.5 | MHz |
| 10.6 | 15.7 | 25.0 | MHz |
| 21.3 | 31.4 | 50.0 | MHz |
| 42.6 | 62.9 | 100.0 | MHz |

Related Information

- Passive Serial Configuration Timing on page 2-67
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices





⁽²¹⁶⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.