

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	19811
Number of Logic Elements/Cells	420000
Total RAM Bits	23625728
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxbb5d4f35c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

	1-
Electrical Characteristics	
Operating Conditions	
Switching Characteristics	1-2
Transceiver Performance Specifications	1-2
Core Performance Specifications	
Periphery Performance	
HPS Specifications	
Configuration Specifications	1-7
POR Specifications	1-7
FPGA JTAG Configuration Timing	
FPP Configuration Timing	
AS Configuration Timing	1-8
DCLK Frequency Specification in the AS Configuration Scheme	1-8
PS Configuration Timing	
Initialization	1-8
Configuration Files	1-8
Minimum Configuration Time Estimation	1-8
Remote System Upgrades	1-8
User Watchdog Internal Oscillator Frequency Specifications	1-8
I/O Timing	1-8
Programmable IOE Delay	1-8
Programmable Output Buffer Delay	1-8
Glossary	1-8
Document Revision History	1-9

I/O Standard		V _{CCIO} (V)			V _{ID} (mV) ⁽¹⁶⁾			V _{ICM(DC)} (V)		\	/ _{OD} (V) ⁽¹⁷)	١	V _{OCM} (V) ⁽	17)(18)
I/O Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O reference clock I/O pin specifications, refer to Transceiver Specifications for Arria V GX and SX for Arria V GT and ST Devices tables.														
2.5 V	2.375	2.5	2 625	100	V _{CM} =	_	0.05	D _{MAX} ≤ 1.25 Gbps	1.80	0.247	_	0.6	1.125	1.25	1.375
LVDS ⁽¹⁹⁾	9) 2.375 2.5 2.625 100	1.25 V	_	1.05	$D_{MAX} >$ 1.25 Gbps	1.55	0.247		0.0	1.123	1,23	1.575			
RSDS (HIO) ⁽²⁰⁾	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.25	_	1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽²¹⁾	2.375	2.5	2.625	200	_	600	0.300	_	1.425	0.25	_	0.6	1	1.2	1.4
LVPECL ⁽²²⁾	LVPECL ⁽²²⁾ — — — 300 — —		0.60	D _{MAX} ≤ 700 Mbps	1.80										
LVFECL	_			300			1.00	D _{MAX} > 700 Mbps	1.60						

Related Information

• Transceiver Specifications for Arria V GX and SX Devices on page 1-23 Provides the specifications for transmitter, receiver, and reference clock I/O pin.



 $^{^{(16)}}$ The minimum V_{ID} value is applicable over the entire common mode range, V_{CM} .

 $^{^{(17)}~}R_L$ range: $90 \le R_L \le 110~\Omega.$

⁽¹⁸⁾ This applies to default pre-emphasis setting only.

⁽¹⁹⁾ For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 1.25 Gbps and 0 V to 1.85 V for data rates below 1.25 Gbps.

 $^{^{\}left(20\right)}$ For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

 $^{^{\}left(21\right)}$ For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.

For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

Combal/Daggrintian	Condition	Transc	eiver Speed G	rade 4	Transc	eiver Speed G	irade 6	Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Minimum differential eye opening at the receiver serial input pins ⁽³⁰⁾	_	100	_	_	100	_	_	mV
V _{ICM} (AC coupled)	_	_	0.7/0.75/ 0.8 ⁽³¹⁾	_	_	0.7/0.75/ 0.8 ⁽³¹⁾	_	mV
V _{ICM} (DC coupled)	≤ 3.2Gbps ⁽³²⁾	670	700	730	670	700	730	mV
	85- Ω setting	_	85	_	_	85	_	Ω
Differential on-chip	100- $Ω$ setting	_	100	_	_	100	_	Ω
termination resistors	120- $Ω$ setting	_	120	_	_	120	_	Ω
	150- Ω setting	_	150	_	_	150	_	Ω
t _{LTR} ⁽³³⁾	_	_	_	10	_	_	10	μs
t _{LTD} ⁽³⁴⁾	_	4	_	_	4	_	_	μs
t _{LTD_manual} (35)	_	4	_	_	4	_	_	μs
t _{LTR_LTD_manual} (36)	_	15	_	_	15	_	_	μs
Programmable ppm detector ⁽³⁷⁾	_		±62.5, 100, 125, 200, 250, 300, 500, and 1000					

⁽³⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.



The AC coupled $V_{ICM} = 700$ mV for Arria V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750$ mV for Arria V GT and ST in PCIe mode only.

⁽³²⁾ For standard protocol compliance, use AC coupling.

 $^{^{(33)}}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

⁽³⁴⁾ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

Symbol/Description	Condition	Transceiver Speed Grade 4			Transceiver Speed Grade 6			Unit
3yiiiboi/Description	Condition	Min	Тур	Max	Min	Тур	Max	Offic
Run length	_	_	_	200	_	_	200	UI
Programmable equalization AC and DC gain	AC gain setting = 0 to $3^{(38)}$ DC gain setting = 0 to 1	Gain and Response	TLE Respons DC Gain for at Data Rate ain for Arria	: Arria V GX, s ≤ 3.25 Gbps	, GT, SX, and across Supp	ST Devices a orted AC Gai	nd CTLE in and DC	dB

Table 1-23: Transmitter Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transc	eiver Speed C	irade 4	Transceiver Speed Grade 6			Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Offic
Supported I/O standards				1.5 V PC	ML			
Data rate	_	611	_	6553.6	611	_	3125	Mbps
V _{OCM} (AC coupled)	_	_	650	_	_	650	_	mV
V _{OCM} (DC coupled)	≤ 3.2Gbps ⁽³²⁾	670	700	730	670	700	730	mV
	85-Ω setting	_	85	_	_	85	_	Ω
Differential on-chip	100- Ω setting	_	100	_	_	100	_	Ω
termination resistors	120- Ω setting	_	120	_	_	120	_	Ω
	150- Ω setting	_	150	_	_	150	_	Ω
Intra-differential pair skew	$TX V_{CM} = 0.65 V (AC coupled)$ and slew rate of 15 ps	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×6 PMA bonded mode	_	_	180	_	_	180	ps



The rate match FIFO supports only up to ±300 parts per million (ppm).

The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
+ (67)	Period jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	_	_	175	ps (p-p)
$t_{\mathrm{OUTPJ_DC}}^{(67)}$	in integer PLL	F _{OUT} < 100 MHz	_	_	17.5	mUI (p-p)
+ (67)	Period jitter for dedicated clock output	F _{OUT} ≥ 100 MHz	_	_	250 ⁽⁶⁸⁾ , 175 ⁽⁶⁹⁾	ps (p-p)
$t_{\mathrm{FOUTPJ_DC}}^{(67)}$	in fractional PLL	F _{OUT} < 100 MHz	_	_	25 ⁽⁶⁸⁾ , 17.5 ⁽⁶⁹⁾	mUI (p-p)
+ (67)	Cycle-to-cycle jitter for dedicated clock	F _{OUT} ≥ 100 MHz	_	_	175	ps (p-p)
t _{OUTCCJ_DC} ⁽⁶⁷⁾	output in integer PLL	F _{OUT} < 100 MHz	_	_	17.5	mUI (p-p)
+ (67)	Cycle-to-cycle jitter for dedicated clock	F _{OUT} ≥ 100 MHz	_	_	250 ⁽⁶⁸⁾ , 175 ⁽⁶⁹⁾	ps (p-p)
t _{FOUTCCJ_DC} ⁽⁶⁷⁾	output in fractional PLL	F _{OUT} < 100 MHz	_		25 ⁽⁶⁸⁾ , 17.5 ⁽⁶⁹⁾	mUI (p-p)
+ (67)(70)	Period jitter for clock output on a	F _{OUT} ≥ 100 MHz	_	_	600	ps (p-p)
$t_{OUTPJ_IO}^{(67)(70)}$	regular I/O in integer PLL	F _{OUT} < 100 MHz	_	_	60	mUI (p-p)
+ (67)(68)(70)	Period jitter for clock output on a	$F_{OUT} \ge 100 \text{ MHz}$	_		600	ps (p-p)
$t_{\text{FOUTPJ_IO}}^{(67)(68)(70)}$	regular I/O in fractional PLL	F _{OUT} < 100 MHz	_	_	60	mUI (p-p)
+ (67)(70)	Cycle-to-cycle jitter for clock output on	F _{OUT} ≥ 100 MHz	_	_	600	ps (p-p)
$t_{OUTCCJ_IO}^{(67)(70)}$	a regular I/O in integer PLL	F _{OUT} < 100 MHz	_	_	60	mUI (p-p)
+ (67)(68)(70)	Cycle-to-cycle jitter for clock output on	F _{OUT} ≥ 100 MHz	_	_	600	ps (p-p)
$t_{\text{FOUTCCJ_IO}}^{(67)(68)(70)}$	a regular I/O in fractional PLL	F _{OUT} < 100 MHz	_	_	60	mUI (p-p)

⁽⁶⁷⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Memory Output Clock Jitter Specification for Arria V Devices table.

 $^{^{(68)}}$ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05–0.95 must be \geq 1000 MHz.

This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.

⁽⁷⁰⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Arria V Devices table.


Symbol	Description	Min	Max	Unit
T_h	SPI MISO hold time	1	_	ns
T _{dutycycle}	SPI_CLK duty cycle	45	55	%
T _{dssfrst}	Output delay SPI_SS valid before first clock edge	8	_	ns
T _{dsslst}	Output delay SPI_SS valid after last clock edge	8	_	ns
$T_{ m dio}$	Master-out slave-in (MOSI) output delay	-1	1	ns



This value is based on rx_sample_dly = 1 and spi_m_clk = 120 MHz. spi_m_clk is the internal clock that is used by SPI Master to derive it's SCLK_OUT. These timings are based on rx_sample_dly of 1. This delay can be adjusted as needed to accommodate slower response times from the slave.

Note that a delay of 0 is not allowed. The setup time can be used as a reference starting point. It is very crucial to do a calibration to get the correct rx_sample_dly value because each SPI slave device may have different output delay and each application board may have different path delay. For more information about rx_sample_delay, refer to the SPI Controller chapter in the Hard Processor System Technical Reference Manual.

Figure 1-19: NAND Data Write Timing Diagram



POR Delay	Minimum	Maximum	Unit
Standard	100	300	ms

Related Information

MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

FPGA JTAG Configuration Timing

Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices

Symbol	Description	Min	Max	Unit
t_{JCP}	TCK clock period	30, 167 ⁽⁹²⁾	_	ns
t _{JCH}	TCK clock high time	14	_	ns
t_{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t_{JPH}	JTAG port hold time	5	_	ns
$t_{ m JPCO}$	JTAG port clock to output	_	12 ⁽⁹³⁾	ns
t_{JPZX}	JTAG port high impedance to valid output	_	14 ⁽⁹³⁾	ns
t_{JPXZ}	JTAG port valid output to high impedance	_	14 ⁽⁹³⁾	ns



 $^{^{(92)}}$ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

⁽⁹³⁾ A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

FPP Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP ×16 where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Table 1-65: DCLK-to-DATA[] Ratio for Arria V Devices

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
	Off	Off	1
FPP (8-bit wide)	On	Off	1
TTT (0-bit wide)	Off	On	2
	On	On	2
	Off	Off	1
FPP (16-bit wide)	On	Off	2
rrr (10-bit wide)	Off	On	4
	On	On	4

FPP Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP $\times 8$ and FPP $\times 16$. For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Arria V Devices table.

Table 1-66: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2CD}	nconfig low to conf_done low	_	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t_{CFG}	nconfig low pulse width	2	_	μs

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



Term	Definition
V_{OX}	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

Document Revision History

Date	Version	Changes
December 2016	2016.12.09	 Updated V_{ICM} (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table. Added maximum specification for T_d in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table. Updated T_{init} specifications in the following tables: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices PS Timing Parameters for Arria V Devices
June 2016	2016.06.10	 Changed pin capacitance to maximum values. Updated SPI Master Timing Requirements for Arria V Devices table. Added T_{su} and T_h specifications. Removed T_{dinmax} specifications. Updated SPI Master Timing Diagram. Updated T_{clk} spec from maximum to minimum in I²C Timing Requirements for Arria V Devices table.



Date	Version	Changes
July 2014	3.8	 Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. Updated V_{CC_HPS} specification in Table 5. Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21. Updated description in "HPS PLL Specifications" section. Updated VCO range maximum specification in Table 39. Updated T_d and T_h specifications in Table 45. Added T_h specification in Table 47 and Figure 13. Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. Removed "Remote update only in AS mode" specification in Table 58. Added DCLK device initialization clock source specification in Table 60. Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. Removed f_{MAX_RU_CLK} specification in Table 63.
February 2014	3.7	 Updated V_{CCRSTCLK_HPS} maximum specification in Table 1. Added V_{CC_AUX_SHARED} specification in Table 1.
December 2013	3.6	 Added "HPS PLL Specifications". Added Table 24, Table 39, and Table 40. Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59. Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19. Removed table: GPIO Pulse Width for Arria V Devices.



Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			- Unit
symbol/ Description	Collations	Min	Тур	Max	Min	Тур	Max	Offic
V _{ICM} (AC and DC coupled)	$V_{CCR_GXB} = 0.85 \text{ V}$ full bandwidth	_	600	_	_	600	_	mV
	$V_{CCR_GXB} = 0.85 \text{ V}$ half bandwidth	_	600	_	_	600	_	mV
	$V_{CCR_GXB} = 1.0 \text{ V}$ full bandwidth	_	700	_	_	700	_	mV
	$V_{CCR_GXB} = 1.0 \text{ V}$ half bandwidth	_	700	_	_	700	_	mV
t _{LTR} (149)	_	_	_	10	_	_	10	μs
t _{LTD} (150)	_	4	_	_	4	_	_	μs
t _{LTD_manual} (151)	_	4	_	_	4	_	_	μs
t _{LTR_LTD_manual} (152)	_	15	_	_	15	_	_	μs
Programmable equalization (AC Gain)	Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz)	_	_	16	_	_	16	dB

Altera Corporation

Arria V GZ Device Datasheet


 $^{^{(149)}}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

⁽¹⁵⁰⁾ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

 t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

Figure 2-2: AC Gain Curves for Arria V GZ Channels (full bandwidth)



Altera Corporation Arria V GZ Device Datasheet



Symbol	Parameter	Min	Тур	Max	Unit
t _{INCCJ} (171), (172)	Input clock cycle-to-cycle jitter ($f_{REF} \ge 100 \text{ MHz}$)	_	_	0.15	UI (p-p)
INCCJ , ,	Input clock cycle-to-cycle jitter (f_{REF} < 100 MHz)	-750	_	+750	ps (p-p)
t (173)	Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTPJ_DC} (173)	Period Jitter for dedicated clock output in integer PLL (f_{OUT} < 100 Mhz)	_	_	17.5	mUI (p-p)
(173)	Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾	ps (p-p)
t _{FOUTPJ_DC} (173)	Period Jitter for dedicated clock output in fractional PLL (f_{OUT} < 100 MHz)	_	_	25 ⁽¹⁷⁶⁾ , 17.5 ⁽¹⁷⁴⁾	mUI (p-p)
t (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTCCJ_DC} (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f_{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
(173)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾	ps (p-p)
t _{FOUTCCJ_DC} (173)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} < 100 MHz)	_	_	25 ⁽¹⁷⁶⁾ , 17.5 ⁽¹⁷⁴⁾	mUI (p-p)



 $^{^{(171)}}$ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

The f_{REF} is fIN/N specification applies when N = 1.

Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.

Symbol	Conditions	C3, I3L			C4, I4			Unit
Зуппрог		Min	Тур	Max	Min	Тур	Max	Offic
True Differential I/O Standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 to 10 (192), (193), (194), (195), (196), (197)	150	_	1250	150		1050	Mbps
	SERDES factor J ≥ 4 LVDS RX with DPA (193), (195), (196), (197)	150	_	1600	150	_	1250	Mbps
	SERDES factor J = 2, uses DDR Registers	(198)	_	(199)	(198)	_	(199)	Mbps
	SERDES factor J = 1, uses SDR Register	(198)	_	(199)	(198)	_	(199)	Mbps
	SERDES factor J = 3 to 10	(198)	_	(200)	(198)	_	(200)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR Registers	(198)	_	(199)	(198)	_	(199)	Mbps
	SERDES factor J = 1, uses SDR Register	(198)	_	(199)	(198)	_	(199)	Mbps

The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.



⁽¹⁹³⁾ Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.

Arria V GZ LVDS serialization and de-serialization factor needs to be x4 and above.

Requires package skew compensation with PCB trace length.

Do not mix single-ended I/O buffer within LVDS I/O bank.

Chip-to-chip communication only with a maximum load of 5 pF.

⁽¹⁹⁸⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

⁽¹⁹⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.

You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Figure 2-4: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate ≥ 1.25 Gbps






Table 2-45: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate ≥ 1.25 Gbps

Jitter Free	Sinusoidal Jitter (UI)	
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350



JTAG Configuration Specifications

Table 2-54: JTAG Timing Parameters and Values for Arria V GZ Devices

Symbol	Description	Min	Max	Unit
t_{JCP}	TCK clock period	30	_	ns
t_{JCP}	TCK clock period	167 (203)	_	ns
t _{JCH}	TCK clock high time	14	_	ns
$t_{ m JCL}$	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t_{JPH}	JTAG port hold time	5	_	ns
$t_{ m JPCO}$	JTAG port clock to output	_	11 (204)	ns
$t_{ m JPZX}$	JTAG port high impedance to valid output	_	14 (204)	ns
t_{JPXZ}	JTAG port valid output to high impedance	_	14 (204)	ns

Fast Passive Parallel (FPP) Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.



⁽²⁰³⁾ The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

 $^{^{(204)}}$ A 1-ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, $t_{JPCO} = 12$ ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

Note: When you enable the decompression or design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8, FPP ×16, and FPP ×32. For the respective DCLK-to-DATA[] ratio, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.

Table 2-56: FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1

Use these timing parameters when the decompression and design security features are disabled.

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2CD}	nconfig low to conf_done low	_	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t_{CFG}	nconfig low pulse width	2	_	μs
t_{STATUS}	nstatus low pulse width	268	1,506 (205)	μs
t _{CF2ST1}	nconfig high to nstatus high	_	1,506 (206)	μs
t _{CF2CK} (207)	nconfig high to first rising edge on DCLK	1,506	_	μs
t _{ST2CK} (2)	hstatus high to first rising edge of DCLK	2	_	μs
$t_{ m DSU}$	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t_{DH}	DATA[] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
t_{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	_	s
t_{CLK}	DCLK period	1/f _{MAX}	_	s
f	DCLK frequency (FPP ×8/×16)	_	125	MHz
f_{MAX}	DCLK frequency (FPP ×32)	_	100	MHz
$t_{\rm CD2UM}$	CONF_DONE high to user mode (208)	175	437	μs

⁽²⁰⁵⁾ This value is applicable if you do not delay configuration by extending the nconfig or nstatus low pulse width.

Altera Corporation

Arria V GZ Device Datasheet




⁽²⁰⁶⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽²⁰⁷⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

FPP Configuration Timing when DCLK to DATA[] > 1

Figure 2-8: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1,

Timing when using a MAX II device, MAX V device, or microprocessor as an external host.



Notes:

- 1. To find out the DCLK-to-DATA[] ratio for your system, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 2. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 3. After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
- 4. After power-up, before and during configuration, CONF_DONE is low.
- 5. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 6. "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 7. If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31..0] pins prior to sending the first DCLK rising edge.
- 8. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 9. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Altera Corporation Arria V GZ Device Datasheet



Glossary

Table 2-68: Glossary

