
E·XFL

Intel - 5AGXBB5D4F40C4N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 19811 |
| Number of Logic Elements/Cells | 420000 |
| Total RAM Bits | 23625728 |
| Number of I/O | 704 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1517-BBGA |
| Supplier Device Package | 1517-FBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agxbb5d4f40c4n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Caution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1-1: Absolute Maximum Ratings for Arria V Devices

| Symbol | Description | Minimum | Maximum | Unit |
|---------------------------|--|---------|---------|------|
| V _{CC} | Core voltage power supply | -0.50 | 1.43 | V |
| V _{CCP} | Periphery circuitry, PCIe [®] hardIP block, and transceiver physical coding sublayer (PCS) power supply | -0.50 | 1.43 | V |
| V _{CCPGM} | Configuration pins power supply | -0.50 | 3.90 | V |
| V _{CC_AUX} | Auxiliary supply | -0.50 | 3.25 | V |
| V _{CCBAT} | Battery back-up power supply for design security volatile key register | -0.50 | 3.90 | V |
| V _{CCPD} | I/O pre-driver power supply | -0.50 | 3.90 | V |
| V _{CCIO} | I/O power supply | -0.50 | 3.90 | V |
| V _{CCD_FPLL} | Phase-locked loop (PLL) digital power supply | -0.50 | 1.80 | V |
| V _{CCA_FPLL} | PLL analog power supply | -0.50 | 3.25 | V |
| V _{CCA_GXB} | Transceiver high voltage power | -0.50 | 3.25 | V |
| V _{CCH_GXB} | Transmitter output buffer power | -0.50 | 1.80 | V |
| V _{CCR_GXB} | Receiver power | -0.50 | 1.50 | V |
| V _{CCT_GXB} | Transmitter power | -0.50 | 1.50 | V |
| V _{CCL_GXB} | Transceiver clock network power | -0.50 | 1.50 | V |
| VI | DC input voltage | -0.50 | 3.80 | V |
| V _{CC_HPS} | HPS core voltage and periphery circuitry power supply | -0.50 | 1.43 | V |
| V _{CCPD_HPS} | HPS I/O pre-driver power supply | -0.50 | 3.90 | V |
| V _{CCIO_HPS} | HPS I/O power supply | -0.50 | 3.90 | V |
| V _{CCRSTCLK_HPS} | HPS reset and clock input pins power supply | -0.50 | 3.90 | V |



| | | | | V _{CCIO} (V) | | | | | | | | | | | |
|------------------------|-------------------|-----------|-----|-----------------------|-------|-------|------|------|-----|-----|-----|-----|-----|-----|------|
| Parameter | Symbol | Condition | 1 | .2 | 1 | .5 | 1. | .8 | 2 | .5 | 3 | .0 | 3. | .3 | Unit |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| Bus-hold trip point | V _{TRIP} | _ | 0.3 | 0.9 | 0.375 | 1.125 | 0.68 | 1.07 | 0.7 | 1.7 | 0.8 | 2 | 0.8 | 2 | V |

OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 1-8: OCT Calibration Accuracy Specifications for Arria V Devices

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

| Symbol | Description | Condition (V) | Ca | alibration Accura | су | Unit |
|---|--|---|------------|-------------------|------------|------|
| Symbol | Description | | –I3, –C4 | –I5, –C5 | -C6 | Ont |
| 25-Ω R _S | Internal series termination with calibration (25- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15 | ±15 | ±15 | % |
| 50-Ω R _S | Internal series termination with calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15 | ±15 | ±15 | % |
| 34- Ω and 40- Ω R_S | Internal series termination with calibration (34- Ω and 40- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25, 1.2 | ±15 | ±15 | ±15 | % |
| 48- Ω , 60- Ω , and 80- Ω R _S | Internal series termination with calibration (48- Ω , 60- Ω , and 80- Ω setting) | $V_{CCIO} = 1.2$ | ±15 | ±15 | ±15 | % |
| 50-Ω R _T | Internal parallel termination with calibration ($50-\Omega$ setting) | V _{CCIO} = 2.5, 1.8, 1.5, 1.2 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 20- Ω , 30- Ω , 40- Ω ,60- Ω , and 120- Ω R _T | Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25 | -10 to +40 | -10 to +40 | -10 to +40 | % |



AV-51002 2017.02.10

| Symbol | Description | Condition (V) | Ca | Unit | | | |
|--|---|---|------------|------------|------------|------|--|
| Symbol | Description | | –I3, –C4 | –I5, –C5 | -C6 | onic | |
| 60- Ω and 120- Ω R_T | Internal parallel termination with calibration (60- Ω and 120- Ω setting) | $V_{CCIO} = 1.2$ | -10 to +40 | -10 to +40 | -10 to +40 | % | |
| 25- Ω R _{S_left_shift} | Internal left shift series termination with calibration (25- $\Omega R_{S_left_shift}$ setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15 | ±15 | ±15 | % | |

OCT Without Calibration Resistance Tolerance Specifications

Table 1-9: OCT Without Calibration Resistance Tolerance Specifications for Arria V Devices

This table lists the Arria V OCT without calibration resistance to PVT changes.

| Symbol | Description | Condition (V) | Re | sistanceToleran | ice | Unit |
|----------------------|--|------------------------------|----------|-----------------|-----|------|
| Symbol | Description | | -I3, -C4 | –I5, –C5 | -C6 | Ont |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 3.0, 2.5 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.8, 1.5 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | $V_{CCIO} = 1.2$ | ±35 | ±50 | ±50 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5 | ±30 | ±40 | ±40 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCIO} = 1.8, 1.5 | ±30 | ±40 | ±40 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | $V_{CCIO} = 1.2$ | ±35 | ±50 | ±50 | % |
| 100-Ω R _D | Internal differential termination (100- Ω setting) | $V_{CCIO} = 2.5$ | ±25 | ±40 | ±40 | % |



| Symbol | Condition | | -I3, -C4 | | –I5, –C5 | | -C6 | | | Unit | |
|--|--|-----|----------|------|----------|-----|------|-----|-----|------|------|
| Symbol | Condition | Min | Тур | Max | Min | Тур | Мах | Min | Тур | Max | Unit |
| t _{x Jitter} -Emulated Differential I/O Standards with Three | Total Jitter for Data Rate 600 Mbps – 1.25 Gbps | _ | - | 260 | | _ | 300 | _ | _ | 350 | ps |
| External Output Resistor Network | Total Jitter for Data Rate < 600 Mbps | — | _ | 0.16 | | _ | 0.18 | _ | | 0.21 | UI |
| t _{x Jitter} -Emulated Differential I/O Standards with One External Output Resistor Network | _ | | | 0.15 | | | 0.15 | | | 0.15 | UI |
| t _{DUTY} | TX output clock duty cycle for both True and Emulated Differential I/O Standards | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | % |
| | True Differential I/O Standards ⁽⁸²⁾ | _ | _ | 160 | | | 180 | _ | | 200 | ps |
| t _{RISE} and t _{FALL} | Emulated Differential I/O Standards with Three External Output Resistor Network | _ | | 250 | | | 250 | | | 300 | ps |
| | Emulated Differential I/O Standards with One External Output Resistor Network | | | 500 | | _ | 500 | | | 500 | ps |



 $^{^{(82)}\,}$ This applies to default pre-emphasis and V_{OD} settings only.

HPS PLL Input Jitter

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period × Divide value (N) × 0.02

Table 1-50: Examples of Maximum Input Jitter

| Input Reference Clock Period | Divide Value (N) | Maximum Jitter | Unit |
|------------------------------|------------------|----------------|------|
| 40 ns | 1 | 0.8 | ns |
| 40 ns | 2 | 1.6 | ns |
| 40 ns | 4 | 3.2 | ns |

Quad SPI Flash Timing Characteristics

Table 1-51: Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices

| Symbol | Description | Min | Тур | Мах | Unit |
|------------------------|--|------|--------------------------|--|------|
| F _{clk} | SCLK_OUT clock frequency (External clock) | — | _ | 108 | MHz |
| T _{qspi_clk} | QSPI_CLK clock period (Internal reference clock) | 2.32 | _ | | ns |
| T _{dutycycle} | SCLK_OUT duty cycle | 45 | | 55 | % |
| T _{dssfrst} | Output delay QSPI_SS valid before first clock edge | | 1/2 cycle of SCLK_OUT | | ns |
| T _{dsslst} | Output delay QSPI_SS valid after last clock edge | -1 | | 1 | ns |
| T _{dio} | I/O data output delay | -1 | | 1 | ns |
| T _{din_start} | Input data valid start | | | $(2 + R_{delay}) \times T_{qspi_clk} - 7.52^{(85)}$ | ns |



FPP Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP $\times 16$ where the *r* is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Table 1-65: DCLK-to-DATA[] Ratio for Arria V Devices

| Configuration Scheme | Encryption | Compression | DCLK-to-DATA[] Ratio (r) |
|----------------------|------------|-------------|--------------------------|
| | Off | Off | 1 |
| EDD (8 hit wide) | On | Off | 1 |
| FPP (8-bit wide) | Off | On | 2 |
| | On | On | 2 |
| | Off | Off | 1 |
| FPP (16-bit wide) | On | Off | 2 |
| rrr (10-on wide) | Off | On | 4 |
| | On | On | 4 |

FPP Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8 and FPP ×16. For the respective DCLKto-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Arria V Devices table.

Table 1-66: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|------------------------------|---------|---------|------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | | μs |

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



1-80 AS Configuration Timing

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|---|---------|--------|
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLк period | _ | |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (T_{init} × CLKUSR period) | | _ |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | | Cycles |

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

AS Configuration Timing


Table 1-68: AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|---|---------|--------|
| t _{CO} | DCLK falling edge to the AS_DATA0/ASDO output | | 2 | ns |
| t _{SU} | Data setup time before the falling edge on DCLK | 1.5 | _ | ns |
| t _{DH} | Data hold time after the falling edge on DCLK | 0 | | ns |
| t _{CD2UM} | CONF_DONE high to user mode | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (T_{init} × Clkusr period) | | _ |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | | Cycles |





Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



| Term | | Definition | | | | | | |
|---|--|-----------------------------------|-----------------------|--|--|--|--|--|
| | | Definition | | | | | | |
| Single-ended voltage referenced I/O standard | The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing. Single-Ended Voltage Referenced I/O Standard | | | | | | | |
| | | | V _{CCI0} | | | | | |
| | | | | | | | | |
| | V _{0Н} | | V _{IH(AC)} | | | | | |
| | | | VIH(DC) | | | | | |
| | | V REF | / V _{IL(DC)} | | | | | |
| | | / | / V il(AC) | | | | | |
| | V _{0L} | | | | | | | |
| | | | V _{SS} | | | | | |
| t _C | High-speed receiver/transmitter input and output clock period. | | | | | | | |
| TCCS (channel-to-channel-skew) | The timing difference between the fastest and slowest output edges, including the t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table). | | | | | | | |
| t _{DUTY} | High-speed I/O block—Duty cycl | e on high-speed transmitter outpu | t clock. | | | | | |



1-98 Document Revision History

| Date | Version | Changes |
|---------------|---------|---|
| July 2014 | 3.8 | Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. Updated V_{CC_HPS} specification in Table 5. Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21. Updated description in "HPS PLL Specifications" section. Updated VCO range maximum specification in Table 39. Updated T_h and T_h specifications in Table 45. Added T_h specification in Table 47 and Figure 13. Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. Removed "Remote update only in AS mode" specification in Table 58. Added DCLK device initialization clock source specification in Table 60. Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. Removed f_{MAX_RU_CLK} specification in Table 63. |
| February 2014 | 3.7 | Updated V_{CCRSTCLK_HPS} maximum specification in Table 1. Added V_{CC_AUX_SHARED} specification in Table 1. |
| December 2013 | 3.6 | Added "HPS PLL Specifications". Added Table 24, Table 39, and Table 40. Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59. Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19. Removed table: GPIO Pulse Width for Arria V Devices. |



| I/O Standard | V _{CCIO} (V) | | V _{DIF(DC)} (V) | | | V _{X(AC)} (V) | | | _{1(DC)} (V | V _{DIF(AC)} (V) | | | |
|------------------------|-----------------------|-----|--------------------------|------|----------------------------|----------------------------------|-----------------------|------------------------------|---------------------------|-----------------------------------|-----------------------|------|-----------------------------|
| | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCIO} + 0.3 | | $0.5 \times V_{CCIO}$ | | $0.4 \times V_{\rm CCIO}$ | 0.5 × V _{CC} IO | $0.6 \times V_{CCIO}$ | 0.3 | V _{CCIO} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | $0.5 \times V_{\rm CCIO} - 0.12$ | $0.5 \times V_{CCIO}$ | $0.5 \times V_{CCIO} + 0.12$ | $0.4 \times V_{\rm CCIO}$ | 0.5 × V _{CC} IO | $0.6 \times V_{CCIO}$ | 0.44 | 0.44 |

Table 2-21: Differential I/O Standard Specifications for Arria V GZ Devices

| I/O Standard | | | 128) | V _{ID} (mV) ⁽¹²⁹⁾ | | | V _{ICM(DC)} (V) | | V _{OD} (V) ⁽¹³⁰⁾ | | | V _{OCM} (V) ⁽¹³⁰⁾ | | | |
|----------------|---|-----|-------|---------------------------------------|-------------------|-----|--------------------------|--------------------------------|--------------------------------------|-------|-----|---------------------------------------|-------|------|-------|
| | Min | Тур | Max | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| PCML | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to the "Transceiver Performance Specifications" section. | | | | | | | | | | | | | | |
| 2.5 V LVDS | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = | | 0.05 | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | | 0.6 | 1.125 | 1.25 | 1.375 |
| (131) | 2.373 | 2.5 | 2.025 | 100 | 1.25 V | _ | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | _ | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (132) | 2.375 | 2.5 | 2.625 | 100 | | | | | | | — | | | | _ |

⁽¹²⁸⁾ Differential inputs are powered by VCCPD which requires 2.5 V.



⁽¹²⁹⁾ The minimum VID value is applicable over the entire common mode range, VCM.

⁽¹³⁰⁾ RL range: $90 \le \text{RL} \le 110 \Omega$.

⁽¹³¹⁾ For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

 $^{^{(132)}}$ There are no fixed V_{ICM}, V_{OD}, and V_{OCM} specifications for BLVDS. They depend on the system topology.

| I/O Standard | V _{CCIO} (V) ⁽¹²⁸⁾ | | V _{ID} (mV) ⁽¹²⁹⁾ | | V _{ICM(DC)} (V) | | | V _{OD} (V) ⁽¹³⁰⁾ | | | V _{OCM} (V) ⁽¹³⁰⁾ | | | | |
|---------------------------------|--|-----|---------------------------------------|-----|-----------------------------|-----|-----|--------------------------------------|-------|------|---------------------------------------|-----|-----|-----|-----|
| | Min | Тур | Max | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max |
| RSDS (HIO) (133) | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | _ | 0.3 | | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini- LVDS (HIO) (134) | 2.375 | 2.5 | 2.625 | 200 | _ | 600 | 0.4 | _ | 1.325 | 0.25 | | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL | _ | | _ | 300 | | | 0.6 | D _{MAX} ≤ 700 Mbps | 1.8 | _ | | | _ | _ | _ |
| (135), (136) | | | _ | 300 | | | 1 | D _{MAX} > 700 Mbps | 1.6 | _ | _ | | _ | _ | _ |

Related Information

Glossary on page 2-73



⁽¹²⁸⁾ Differential inputs are powered by VCCPD which requires 2.5 V.

⁽¹²⁹⁾ The minimum VID value is applicable over the entire common mode range, VCM.

RL range: $90 \le RL \le 110 \Omega$. (130)

⁽¹³³⁾ For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

⁽¹³⁴⁾ For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

⁽¹³⁵⁾ LVPECL is only supported on dedicated clock input pins.

⁽¹³⁶⁾ For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

| Symbol/Description | Conditions | Transc | eiver Speed | Grade 2 | Transce | eiver Speed | Grade 3 | Unit | |
|--|---|--------|-------------|---------|---------|-------------|---------|------|--|
| Symbol/Description | Conditions | Min | Тур | Max | Min | Тур | Мах | Unit | |
| Rise time | Measure at ±60 mV of differential signal ⁽¹³⁸⁾ | _ | _ | 400 | _ | _ | 400 | 20 | |
| Fall time | Measure at ±60 mV of differential signal ⁽¹³⁸⁾ | | _ | 400 | | | 400 | ps | |
| Duty cycle | — | 45 | _ | 55 | 45 | | 55 | % | |
| Spread-spectrum modulating clock frequency | PCI Express [®] (PCIe) | 30 | _ | 33 | 30 | | 33 | kHz | |
| Spread-spectrum downspread | PCIe | | 0 to | _ | _ | 0 to | — | % | |
| | | | -0.5 | | | -0.5 | | | |
| On-chip termination resistors | — | | 100 | _ | | 100 | | Ω | |
| Absolute V _{MAX} | Dedicated reference clock pin | | _ | 1.6 | | | 1.6 | V | |
| | RX reference clock pin | | _ | 1.2 | | | 1.2 | | |
| Absolute V _{MIN} | — | -0.4 | _ | _ | -0.4 | | | V | |
| Peak-to-peak differential input voltage | - | 200 | - | 1600 | 200 | | 1600 | mV | |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | 10 | 00/900/850 | (139) | 10 | 00/900/850 | (139) | mV | |
| · • · | RX reference clock pin | 1. | .0/0.9/0.85 | 140) | 1. | mV | | | |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | _ | 550 | 250 | | 550 | mV | |



 ⁽¹³⁸⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.
 (139) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
 (140) This supply follows VCCR_GXB

| Symbol/Description | Conditions | Trans | ceiver Spee | d Grade 2 | Transc | Unit | | | |
|---|------------|-------|-------------|--------------------------------|--------|------|--------------------------------|------|--|
| Symbol/Description | Conditions | Min | Тур | Мах | Min | Тур | Max | onic | |
| Supported data range | _ | 600 | | 3250/ 3125 ⁽¹⁵⁸⁾ | 600 | _ | 3250/ 3125 ⁽¹⁵⁸⁾ | Mbps | |
| t _{pll_powerdown} ⁽¹⁵⁹⁾ | _ | 1 | | | 1 | _ | | μs | |
| t _{pll_lock} ⁽¹⁶⁰⁾ | | | | 10 | | | 10 | μs | |

Related Information

Arria V Device Overview

For more information about device ordering codes.

Clock Network Data Rate

Table 2-29: Clock Network Maximum Data Rate Transmitter Specifications

Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

| | ATX PLL | | | CMU PLL ⁽¹⁶¹⁾ | | | fPLL | | | |
|----------------------------------|---------------------------|-----------------------|-----------|---------------------------|-----------------------|-----------|---------------------------|-----------------------|-----------------|--|
| Clock Network | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | |
| x1 ⁽¹⁶²⁾ | 12.5 | _ | 6 | 12.5 | _ | 6 | 3.125 | _ | 3 | |
| x6 ⁽¹⁶²⁾ | _ | 12.5 | 6 | _ | 12.5 | 6 | _ | 3.125 | 6 | |
| x6 PLL Feedback ⁽¹⁶³⁾ | _ | 12.5 | Side-wide | _ | 12.5 | Side-wide | _ | | _ | |

⁽¹⁵⁸⁾ When you use fPLL as a TXPLL of the transceiver.



 $^{^{(159)}}$ t_{pll_powerdown} is the PLL powerdown minimum pulse width.

⁽¹⁶⁰⁾ $t_{pll \ lock}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽¹⁶²⁾ Channel span is within a transceiver bank.

⁽¹⁶³⁾ Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

Typical VOD Settings


| The tolerance is +/-20% for all VOD settings except for settings 2 and below. | | | | | | | | | | |
|---|-------------------------|----------------------------|-------------------------|----------------------------|--|--|--|--|--|--|
| Symbol | V _{OD} Setting | V _{OD} Value (mV) | V _{OD} Setting | V _{OD} Value (mV) | | | | | | |
| | 0 (166) | 0 | 32 | 640 | | | | | | |
| | 1 ⁽¹⁶⁶⁾ | 20 | 33 | 660 | | | | | | |
| | 2(166) | 40 | 34 | 680 | | | | | | |
| | 3(166) | 60 | 35 | 700 | | | | | | |
| | 4 ⁽¹⁶⁶⁾ | 80 | 36 | 720 | | | | | | |
| | 5 ⁽¹⁶⁶⁾ | 100 | 37 | 740 | | | | | | |
| | 6 | 120 | 38 | 760 | | | | | | |
| $ m V_{OD}$ differential peak to peak typical | 7 | 140 | 39 | 780 | | | | | | |
| | 8 | 160 | 40 | 800 | | | | | | |
| | 9 | 180 | 41 | 820 | | | | | | |
| | 10 | 200 | 42 | 840 | | | | | | |
| | 11 | 220 | 43 | 860 | | | | | | |
| | 12 | 240 | 44 | 880 | | | | | | |
| | 13 | 260 | 45 | 900 | | | | | | |
| | 14 | 280 | 46 | 920 | | | | | | |

⁽¹⁶⁶⁾ If TX termination resistance = 100 Ω , this VOD setting is illegal.





Figure 2-2: AC Gain Curves for Arria V GZ Channels (full bandwidth)



Altera Corporation

Arria V GZ Device Datasheet



AV-51002 2017.02.10

| Symbol | Parameter | Min | Тур | Мах | Unit |
|--|--|------|-----|--|-----------|
| t _{INCCJ} ⁽¹⁷¹⁾ , ⁽¹⁷²⁾ | Input clock cycle-to-cycle jitter (f_{REF} $\geq 100~MHz)$ | — | _ | 0.15 | UI (p-p) |
| 'INCCJ , , , , , | Input clock cycle-to-cycle jitter ($f_{REF} < 100 \text{ MHz}$) | -750 | | +750 | ps (p-p) |
| t _{OUTPJ_DC} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| COUTPJ_DC | Period Jitter for dedicated clock output in integer PLL (f _{OUT} < 100 Mhz) | _ | | 17.5 | mUI (p-p) |
| t _{foutpj_dc} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | | $250^{(176)}, \\ 175^{(174)}$ | ps (p-p) |
| 4FOUTPJ_DC | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | — | | $25^{(176)}$, 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |
| tournoon = c (173) | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | — | | 175 | ps (p-p) |
| t _{OUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} < 100 \text{ MHz}$) | _ | | 17.5 | mUI (p-p) |
| t _{FOUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | — | | 250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾ | ps (p-p) |
| | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$) | | | $25^{(176)}$, 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |

⁽¹⁷¹⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. ⁽¹⁷²⁾ The f_{REF} is fIN/N specification applies when N = 1.

⁽¹⁷⁴⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.



⁽¹⁷³⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

Table 2-55: DCLK-to-DATA[] Ratio for Arria V GZ Devices

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Arria V GZ devices use the additional clock cycles to decrypt and decompress the configuration data.

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
| | Disabled | Disabled | 1 |
| FPP ×8 | Disabled | Enabled | 1 |
| FFF X0 | Enabled | Disabled | 2 |
| | Enabled | Enabled | 2 |
| FPP ×16 | Disabled | Disabled | 1 |
| | Disabled | Enabled | 2 |
| 111 ×10 | Enabled | Disabled | 4 |
| Enabled | Enabled | Enabled | 4 |
| FPP ×32 | Disabled | Disabled | 1 |
| | Disabled | Enabled | 4 |
| 111 / 52 | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |





Table 2-57: FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is >1

Use these timing parameters when you use the decompression and design security features.

| Symbol | Parameter | Minimum | Maximum | Unit | |
|-------------------------------------|--|--|-------------|------|--|
| t _{CF2CD} | nconfig low to conf_done low | - | 600 | ns | |
| t _{CF2ST0} | nconfig low to nstatus low | - | 600 | ns | |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μs | |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1,506 (210) | μs | |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | — 1,506 (211) | | μs | |
| t _{CF2CK} (212) | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μs | |
| t _{ST2CK} ⁽²¹²⁾ | nSTATUS high to first rising edge of DCLK | 2 — | | μs | |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns | |
| t _{DH} | DATA[] hold time after rising edge on DCLK | N-1/f _{DCLK} ⁽²¹³⁾ | _ | S | |
| t _{CH} | DCLK high time | $0.45 	imes 1/f_{MAX}$ | _ | S | |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S | |
| t _{CLK} | DCLK period | 1/f _{MAX} | — | S | |
| £ | DCLK frequency (FPP ×8/×16) | — | 125 | MHz | |
| f_{MAX} | DCLK frequency (FPP ×32) | - | 100 | MHz | |
| t _R | Input rise time | ise time — 40 | | | |
| t _F | Input fall time | - | 40 | ns | |
| t _{CD2UM} | CONF_DONE high to user mode ⁽²¹⁴⁾ | 175 | 437 | μs | |

⁽²¹⁰⁾ You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

⁽²¹¹⁾ You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

 $^{(212)}$ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

 $^{(213)}$ N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.

⁽²¹⁴⁾ The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.

Arria V GZ Device Datasheet

Altera Corporation



| Term | Definition | | |
|--------------------|--|--|--|
| V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. | | |
| V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. | | |
| V _{SWING} | Differential input voltage | | |
| V _X | Input differential cross point voltage | | |
| V _{OX} | Output differential cross point voltage | | |
| W | High-speed I/O block—clock boost factor | | |

Document Revision History

| Date | Version | Changes |
|---------------|------------|--|
| February 2017 | 2017.02.10 | • Changed the minimum value for t _{CD2UMC} in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1" table. |
| | | Changed the minimum value for t_{CD2UMC} in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is >1" table. |
| | | • Changed the minimum value for t _{CD2UMC} in the "AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices" table. |
| | | • Changed the minimum value for t _{CD2UMC} in the "PS Timing Parameters for Arria V GZ Devices" table. |
| | | Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices" table. |

