### Intel - 5AGXBB7D4F35I5N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	23780
Number of Logic Elements/Cells	504000
Total RAM Bits	27695104
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxbb7d4f35i5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AV-51002 2017.02.10

Symbol	Description	Condition	Minimum <sup>(7)</sup>	Typical	Maximum <sup>(7)</sup>	Unit
	HPS I/O	3.3 V	3.135	3.3	3.465	V
V <sub>CCPD_HPS</sub> <sup>(8)</sup>	pre-driver	3.0 V	2.85	3.0	3.15	V
	supply	2.5 V	2.375	2.5	2.625	V
		3.3 V	3.135	3.3	3.465	V
V <sub>CCIO_HPS</sub>		3.0 V	2.85	3.0	3.15	V
	HPS I/O	2.5 V	2.375	2.5	2.625	V
	buffers power	1.8 V	1.71	1.8	1.89	V
	supply	1.5 V	1.425	1.5	1.575	V
		1.35 V <sup>(9)</sup>	1.283	1.35	1.418	V
		1.2 V	1.14	1.2	1.26	V
	HPS reset	3.3 V	3.135	3.3	3.465	V
V	and clock	3.0 V	2.85	3.0	3.15	V
V CCRSTCLK_HPS	power	2.5 V	2.375	2.5	2.625	V
	supply	1.8 V	1.71	1.8	1.89	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V



<sup>&</sup>lt;sup>(7)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>&</sup>lt;sup>(8)</sup> V<sub>CCPD\_HPS</sub> must be 2.5 V when V<sub>CCIO\_HPS</sub> is 2.5, 1.8, 1.5, or 1.2 V. V<sub>CCPD\_HPS</sub> must be 3.0 V when V<sub>CCIO\_HPS</sub> is 3.0 V. V<sub>CCPD\_HPS</sub> must be 3.3 V when V<sub>CCIO\_HPS</sub> is 3.3 V.

 $<sup>^{(9)}\,</sup>$  V<sub>CCIO\_HPS</sub> 1.35 V is supported for HPS row I/O bank only.

I/O Standard		$V_{CCIO}(V)$	)		V <sub>ID</sub> (mV) <sup>(16)</sup>		V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(17)</sup>			V <sub>OCM</sub> (V) <sup>(17)(18)</sup>		
	Min	Тур	Мах	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Transceiver Specifications for Arria V GX and SX Devices and Transceiver Specifications for Arria V GT and ST Devices tables.														
2.5 V	2 375	2.5	2 625	100	V <sub>CM</sub> =		0.05	D <sub>MAX</sub> ≤ 1.25 Gbps	1.80	0.247		0.6	1 125	1 25	1 375
LVDS <sup>(19)</sup>	$DS^{(19)}$ 2.375 2.5 2.625 100	1.25 V	_	1.05	D <sub>MAX</sub> > 1.25 Gbps	1.55	1.55		0.0	1.123	1.25	1.375			
RSDS (HIO) <sup>(20)</sup>	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.25		1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) <sup>(21)</sup>	2.375	2.5	2.625	200		600	0.300	_	1.425	0.25	_	0.6	1	1.2	1.4
		200			0.60	D <sub>MAX</sub> ≤ 700 Mbps	1.80								
LVILCL					1.00	D <sub>MAX</sub> > 700 Mbps	1.60								

#### **Related Information**

- Transceiver Specifications for Arria V GX and SX Devices on page 1-23 Provides the specifications for transmitter, receiver, and reference clock I/O pin.
- $^{(16)}$  The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.
- <sup>(17)</sup>  $R_{\rm L}$  range:  $90 \le R_{\rm L} \le 110 \ \Omega$ .
- <sup>(18)</sup> This applies to default pre-emphasis setting only.
- <sup>(19)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 1.25 Gbps and 0 V to 1.85 V for data rates below 1.25 Gbps.
- <sup>(20)</sup> For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.
- <sup>(21)</sup> For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.
- <sup>(22)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.



Symbol/Description	Condition	Tran	Unit		
Symbol Description	Condition	Min	Тур	Max	Onic
The manufittion property in the second size (43)	10 Hz	_	_	-50	dBc/Hz
	100 Hz			-80	dBc/Hz
	1 KHz			-110	dBc/Hz
Hansmitter REPCLK phase hoise	10 KHz			-120	dBc/Hz
	100 KHz			-120	dBc/Hz
	≥ 1 MHz			-130	dBc/Hz
R <sub>REF</sub>	_		2000 ±1%		Ω

# Table 1-27: Transceiver Clocks Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Tran	Upit		
Symbol/Description	Condition	Min	Тур	Max	om
fixedclk clock frequency	PCIe Receiver Detect	_	125		MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	—	125	MHz

## Table 1-28: Receiver Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	T	Linit					
	Condition	Min	Тур	Мах	Onit			
Supported I/O Standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS							
Data rate (6-Gbps transceiver) <sup>(44)</sup>	_	611		6553.6	Mbps			

<sup>&</sup>lt;sup>(43)</sup> The transmitter REFCLK phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) 10<sup>-12</sup>, equivalent to 14 sigma.



<sup>&</sup>lt;sup>(44)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

# **High-Speed I/O Specifications**

## Table 1-40: High-Speed I/O Specifications for Arria V Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block. When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

The Arria V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

Symbol		Condition	-I3, -C4		–I5, –C5			-C6			Unit	
	Symbol	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>HSCLK_in</sub> (inp Differential I	out clock frequency) True /O Standards	Clock boost factor W = 1 to $40^{(72)}$	5		800	5		750	5	_	625	MHz
f <sub>HSCLK_in</sub> (inp Single-Ended	out clock frequency) I I/O Standards <sup>(73)</sup>	Clock boost factor W = 1 to $40^{(72)}$	5		625	5		625	5		500	MHz
f <sub>HSCLK_in</sub> (inp Single-Ended	out clock frequency) I I/O Standards <sup>(74)</sup>	Clock boost factor W = 1 to $40^{(72)}$	5	_	420	5	_	420	5	—	420	MHz
f <sub>HSCLK_OUT</sub> (	output clock frequency)	_	5	_	625(75)	5	_	625(75)	5		500 <sup>(75)</sup>	MHz
Transmitter	True Differential I/O Standards - f <sub>HSDR</sub> (data rate)	SERDES factor J =3 to $10^{(76)}$	(77)		1250	(77)		1250	(77)		1050	Mbps

<sup>(73)</sup> This applies to DPA and soft-CDR modes only.





<sup>&</sup>lt;sup>(72)</sup> Clock boost factor (W) is the ratio between the input data rate and the input clock rate.

<sup>&</sup>lt;sup>(74)</sup> This applies to non-DPA mode only.

<sup>&</sup>lt;sup>(75)</sup> This is achieved by using the LVDS clock network.

 $<sup>^{(76)}</sup>$  The  $F_{max}$  specification is based on the fast clock used for serial data. The interface  $F_{max}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>&</sup>lt;sup>(77)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

AV-51002 2017.02.10

Symbol	Condition	-I3, -C4		–I5, –C5			-C6			Unit	
Symbol	Condition	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Omt
	SERDES factor J ≥ 8 <sup>(76)(78)</sup> , LVDS TX with RX DPA	(77)		1600	(77)		1500	(77)	_	1250	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	(77)		(79)	(77)		(79)	(77)		(79)	Mbps
Emulated Differential I/ O Standards with Three External Output Resistor Network - f <sub>HSDR</sub> (data rate) <sup>(80)</sup>	SERDES factor $J = 4$ to $10^{(81)}$	(77)	_	945	(77)		945	(77)	_	945	Mbps
Emulated Differential I/ O Standards with One External Output Resistor Network - f <sub>HSDR</sub> (data rate) <sup>(80)</sup>	SERDES factor $J = 4$ to $10^{(81)}$	(77)		200	(77)		200	(77)	_	200	Mbps
t <sub>x Jitter</sub> -True Differential	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps			160			160		_	160	ps
	Total Jitter for Data Rate < 600 Mbps			0.1			0.1	_		0.1	UI



 $<sup>^{(78)}</sup>$  The V<sub>CC</sub> and V<sub>CCP</sub> must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

<sup>&</sup>lt;sup>(79)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>), provided you can close the design timing and the signal integrity simulation is clean.

<sup>&</sup>lt;sup>(80)</sup> You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

<sup>&</sup>lt;sup>(81)</sup> When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

# LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications





#### Table 1-42: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.25 Gbps

Jitter Freq	uency (Hz)	Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350



#### Figure 1-10: SPI Slave Timing Diagram



#### **Related Information**

#### SPI Controller, Arria V Hard Processor System Technical Reference Manual

Provides more information about rx\_sample\_delay.

# **SD/MMC Timing Characteristics**

### Table 1-54: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices

After power up or cold reset, the Boot ROM uses drvsel = 3 and smplsel = 0 to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock SDMMC\_CLK\_OUT changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock SDMMC\_CLK and the CSEL setting. The value of SDMMC\_CLK is based on the external oscillator frequency and has a maximum value of 50 MHz.



## Table 1-57: RGMII RX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Unit
T <sub>clk</sub> (1000Base-T)	RX_CLK clock period		8	ns
T <sub>clk</sub> (100Base-T)	RX_CLK clock period		40	ns
T <sub>clk</sub> (10Base-T)	RX_CLK clock period		400	ns
T <sub>su</sub>	RX_D/RX_CTL setup time	1		ns
T <sub>h</sub>	RX_D/RX_CTL hold time	1		ns

# Figure 1-14: RGMII RX Timing Diagram



# Table 1-58: Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Мах	Unit
T <sub>clk</sub>	MDC clock period	—	400	_	ns
T <sub>d</sub>	MDC to MDIO output data delay	10		20	ns
T <sub>s</sub>	Setup time for MDIO data	10	_		ns
T <sub>h</sub>	Hold time for MDIO data	0			ns



# Figure 1-15: MDIO Timing Diagram



# I<sup>2</sup>C Timing Characteristics

# Table 1-59: I<sup>2</sup>C Timing Requirements for Arria V Devices

Symbol	Description	Standar	d Mode	Fast I	Mode	Unit	
Symbol	Description	Min	Max	Min	Max	Ont	
T <sub>clk</sub>	Serial clock (SCL) clock period	10	—	2.5		μs	
T <sub>clkhigh</sub>	SCL high time	4.7	—	0.6		μs	
T <sub>clklow</sub>	SCL low time	4	—	1.3		μs	
T <sub>s</sub>	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1		μs	
T <sub>h</sub>	Hold time for SCL to SDA data	0	3.45	0	0.9	μs	
T <sub>d</sub>	SCL to SDA output data delay	—	0.2		0.2	μs	
T <sub>su_start</sub>	Setup time for a repeated start condition	4.7	_	0.6		μs	
T <sub>hd_start</sub>	Hold time for a repeated start condition	4	_	0.6		μs	
T <sub>su_stop</sub>	Setup time for a stop condition	4	_	0.6	_	μs	



# **HPS JTAG Timing Specifications**

Symbol	Description	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	30	_	ns
t <sub>JCH</sub>	TCK clock high time	14		ns
t <sub>JCL</sub>	TCK clock low time	14		ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2		ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3		ns
t <sub>JPH</sub>	JTAG port hold time	5		ns
t <sub>JPCO</sub>	JTAG port clock to output		12 <sup>(90)</sup>	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		14 <sup>(90)</sup>	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		14 <sup>(90)</sup>	ns

# Table 1-62: HPS JTAG Timing Parameters and Values for Arria V Devices

# **Configuration Specifications**

This section provides configuration specifications and timing for Arria V devices.

# **POR Specifications**

# Table 1-63: Fast and Standard POR Delay Specification for Arria V Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 <sup>(91)</sup>	ms

<sup>(90)</sup> A 1-ns adder is required for each  $V_{CCIO\_HPS}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$ = 13 ns if  $V_{CCIO\_HPS}$  of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

<sup>(91)</sup> The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.



## 1-94 Document Revision History

Term	Definition
V <sub>OX</sub>	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

# **Document Revision History**

Date	Version	Changes
December 2016	2016.12.09	<ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables: <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices</li> <li>AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices</li> <li>PS Timing Parameters for Arria V Devices</li> </ul> </li> </ul>
June 2016	2016.06.10	<ul> <li>Changed pin capacitance to maximum values.</li> <li>Updated SPI Master Timing Requirements for Arria V Devices table.</li> <li>Added T<sub>su</sub> and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated SPI Master Timing Diagram.</li> <li>Updated T<sub>clk</sub> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Arria V Devices table.</li> </ul>





#### 1-96 Document Revision History

Date	Version	Changes
June 2015	2015.06.16	• Added the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Arria V Devices table:
		True RSDS output standard: data rates of up to 360 Mbps
		True mini-LVDS output standard: data rates of up to 400 Mbps
		• Added note in the condition for Transmitter—Emulated Differential I/O Standards f <sub>HSDR</sub> data rate parameter in the High-Speed I/O Specifications for Arria V Devices table. Note: When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.
		Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.
		• Updated T <sub>h</sub> location in I <sup>2</sup> C Timing Diagram.
		<ul> <li>Updared T<sub>wp</sub> location in NAND Address Latch Timing Diagram.</li> </ul>
		<ul> <li>Corrected the unit for t<sub>DH</sub> from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices table.</li> </ul>
		• Updated the maximum value for $t_{CO}$ from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices table.
		• Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.
		FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1
		<ul> <li>FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is &gt;1</li> </ul>
		AS Configuration Timing Waveform
		PS Configuration Timing Waveform



Symbol	Description	Condition	Minimum <sup>(114)</sup>	Typical	Maximum <sup>(114)</sup>	Unit
VI	DC input voltage	_	-0.5	_	3.6	V
Vo	Output voltage		0	_	V <sub>CCIO</sub>	V
T <sub>J</sub>	Operating junction temperature	Commercial	0		85	°C
		Industrial	-40	_	100	°C
t <sub>RAMP</sub>	Power supply ramp time	Standard POR	200 µs	_	100 ms	
		Fast POR	200 µs	—	4 ms	

### **Recommended Transceiver Power Supply Operating Conditions**

#### Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

Symbol	Description	Minimum <sup>(118)</sup>	Typical	Maximum <sup>(118)</sup>	Unit	
V <sub>CCA_GXBL</sub>	Transcaiver channel DLL newer supply (left side)	2.85	3.0	3.15		
(119), (120)	Transceiver channel PLL power supply (left side)	2.375	2.5	2.625	v	
V <sub>CCA</sub>	Transcaiver channel DLL never supply (right side)	2.85	3.0	3.15	V	
GXBR (119), (120)	Transcerver channel FLL power supply (fight side)	2.375	2.5	2.625		
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side)	0.82	0.85	0.88	V	
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side)	0.82	0.85	0.88	V	
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side)	0.82	0.85	0.88	V	

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(118)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(120)</sup> When using ATX PLLs, the supply must be 3.0 V.



<sup>(119)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

|--|

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transce	eiver Speed	l la it		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Onit	
Rise time	Measure at $\pm 60 \text{ mV}$ of differential signal <sup>(138)</sup>	_	_	400	_	_	400	nc	
Fall time	Measure at ±60 mV of differential signal <sup>(138)</sup>	—		400			400	ps	
Duty cycle	—	45		55	45	—	55	%	
Spread-spectrum modulating clock frequency	PCI Express <sup>®</sup> (PCIe)	30		33	30	_	33	kHz	
Spread-spectrum downspread	PCIe		0 to	_		0 to		%	
			-0.5			-0.5			
On-chip termination resistors	—	_	100	_		100		Ω	
Absolute V <sub>MAX</sub>	Dedicated reference clock pin	—		1.6			1.6	V	
	RX reference clock pin	_		1.2			1.2		
Absolute V <sub>MIN</sub>	—	-0.4	_	_	-0.4	—	_	V	
Peak-to-peak differential input voltage	—	200		1600	200	_	1600	mV	
V <sub>ICM</sub> (AC coupled)	Dedicated reference clock pin	1000/900/850 (139)		(139)	1000/900/850 (139)			mV	
	RX reference clock pin	1.0/0.9/0.85 (140)			1.	mV			
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250		550	250		550	mV	



 <sup>(138)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.
 (139) The reference clock common mode voltage is equal to the V<sub>CCR\_GXB</sub> power supply level.
 (140) This supply follows VCCR\_GXB

## Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
Symbol/Description		Min	Тур	Max	Min	Тур	Мах	Offic
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t <sub>pll_powerdown</sub> <sup>(153)</sup>	—	1			1	_		μs
t <sub>pll_lock</sub> <sup>(154)</sup>	_			10			10	μs

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

# ATX PLL

### Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $t_{pll\_powerdown}$  is the PLL powerdown minimum pulse width. (153)

<sup>(154)</sup>  $t_{\text{pll} \text{ lock}}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

AV-51002 2017.02.10

Symbol	Conditions	C3, I3L				Unit		
Symbol	Conditions	Min	Тур	Мах	Min	Тур	Max	Unit
t <sub>x Jitter</sub> - True Differential I/O	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	—		160		—	160	ps
Standards	Total Jitter for Data Rate < 600 Mbps	—		0.1		_	0.1	UI
t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	—		300		—	325	ps
External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	—		0.2		—	0.25	UI
t <sub>DUTY</sub>	Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	%
	True Differential I/O Standards	_		200		—	200	ps
t <sub>RISE</sub> & t <sub>FALL</sub>	Emulated Differential I/O Standards with three external output resistor networks			250		_	300	ps
TCCS	True Differential I/O Standards			150		—	150	ps
	Emulated Differential I/O Standards	_		300		_	300	ps

# **Receiver High-Speed I/O Specifications**

## Table 2-41: Receiver High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



#### 2-50 Soft CDR Mode High-Speed I/O Specifications

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(201)</sup>	Maximum
Darallel Papid I/O	00001111	2	128	640 data transitions
Parallel Rapid 1/O	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
wiscenaneous	01010101	8	32	640 data transitions

# Soft CDR Mode High-Speed I/O Specifications

## Table 2-44: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

Symbol	Conditions	C3, I3L			C4, I4			Unit
		Min	Тур	Max	Min	Тур	Max	
Soft-CDR ppm tolerance	—	_	_	300	_	_	300	± ppm





<sup>&</sup>lt;sup>(201)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

# **OCT Calibration Block Specifications**

# Table 2-51: OCT Calibration Block Specifications for Arria V GZ Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by the OCT calibration blocks	—	—	20	MHz
T <sub>OCTCAL</sub>	Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration		1000		Cycles
T <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for the OCT code to shift out	_	32	—	Cycles
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$ (See the figure below.)		2.5		ns

# Figure 2-6: Timing Diagram for oe and dyn\_term\_ctrl Signals





Note: When you enable the decompression or design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8, FPP ×16, and FPP ×32. For the respective DCLK-to-DATA[] ratio, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.

### Table 2-56: FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1

Use these timing parameters when the decompression and design security features are disabled.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nconfig low to istatus low		600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2		μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1,506 (205)	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high		1,506 (206)	μs
t <sub>CF2CK</sub> (207)	nCONFIG high to first rising edge on DCLK	1,506	—	μs
t <sub>ST2CK</sub> <sup>(2</sup>	hstatus high to first rising edge of DCLK	2	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45  imes 1/f_{ m MAX}$	_	s
t <sub>CL</sub>	DCLK low time	$0.45  imes 1/f_{ m MAX}$	_	s
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	s
f <sub>MAX</sub>	DCLK frequency (FPP ×8/×16)	_	125	MHz
	DCLK frequency (FPP ×32)		100	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(208)</sup>	175	437	μs

<sup>&</sup>lt;sup>(205)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>&</sup>lt;sup>(206)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>&</sup>lt;sup>(207)</sup> If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

# **Active Serial Configuration Timing**

#### Figure 2-9: AS Configuration Timing



Timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.

Notes:

1. If you are using AS ×4 mode, this signal represents the AS\_DATA[3..0] and ERCQ sends in 4-bits of data for each DCLKcycle.

2. The initialization clock can be from internal oscillator or CLKUSR pin

3. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE ges low.

### Table 2-58: AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices

The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

t<sub>CF2CD</sub>, t<sub>CF2ST0</sub>, t<sub>CFG</sub>, t<sub>STATUS</sub>, and t<sub>CF2ST1</sub> timing parameters are identical to the timing parameters for PS mode listed in the "PS Timing Parameters for Arria V GZ Devices" table.

