#### Intel - 5AGXFA5H4F35I3N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | 8962   |
| Number of Logic Elements/Cells | 190000   |
| Total RAM Bits                 | 13284352   |
| Number of I/O                  | 544  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.12V ~ 1.18V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1152-BBGA, FCBGA Exposed Pad                               |
| Supplier Device Package        | 1152-FBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5agxfa5h4f35i3n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AV-51002 2017.02.10

1-5

| Symbol   | Description   | Condition          | Minimum <sup>(1)</sup> | Typical | Maximum <sup>(1)</sup> | Unit |
|--|---|--------------------|------------------------|---------|------------------------|------|
| V  | Core voltage power supply                           | -C4, -I5, -C5, -C6 | 1.07                   | 1.1     | 1.13                   | V    |
| V CC   | V <sub>CC</sub> Core voltage power supply           |                    | 1.12                   | 1.15    | 1.18                   | V    |
| V  | Periphery circuitry, PCIe hard IP block,            | -C4, -I5, -C5, -C6 | 1.07                   | 1.1     | 1.13                   | V    |
| V CCP  | and transceiver PCS power supply                    | -I3                | 1.12                   | 1.15    | 1.18                   | V    |
|  |   | 3.3 V              | 3.135                  | 3.3     | 3.465                  | V    |
| V <sub>CCPGM</sub> Configuration pins power supply | Configuration pine power supply                     | 3.0 V              | 2.85                   | 3.0     | 3.15                   | V    |
|  | V <sub>CCPGM</sub> Configuration prins power suppry | 2.5 V              | 2.375                  | 2.5     | 2.625                  | V    |
|  |   | 1.8 V              | 1.71                   | 1.8     | 1.89                   | V    |
| V <sub>CC_AUX</sub>                                | Auxiliary supply                                    | _                  | 2.375                  | 2.5     | 2.625                  | V    |
| V <sub>CCBAT</sub> <sup>(2)</sup>                  | Battery back-up power supply                        | _                  | 1.2                    | —       | 3.0                    | V    |
|  | (For design security volatile key register)         |                    |                        |         |                        |      |
|  |   | 3.3 V              | 3.135                  | 3.3     | 3.465                  | V    |
| V <sub>CCPD</sub> <sup>(3)</sup>                   | I/O pre-driver power supply                         | 3.0 V              | 2.85                   | 3.0     | 3.15                   | V    |
|  |   | 2.5 V              | 2.375                  | 2.5     | 2.625                  | V    |

<sup>(1)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

(2) If you do not use the design security feature in Arria V devices, connect V<sub>CCBAT</sub> to a 1.5-V, 2.5-V, or 3.0-V power supply. Arria V power-on reset (POR) circuitry monitors V<sub>CCBAT</sub>. Arria V devices do not exit POR if V<sub>CCBAT</sub> is not powered up.



<sup>&</sup>lt;sup>(3)</sup>  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.  $V_{CCPD}$  must be 3.3 V when  $V_{CCIO}$  is 3.3 V.

## **Transceiver Power Supply Operating Conditions**

| Table ' | 1-4: | Transceiver | Power S | upply | Operating | Conditions | for Arria V Devices | j |
|---------|------|-------------|---------|-------|-----------|------------|---------------------|---|
|---------|------|-------------|---------|-------|-----------|------------|---------------------|---|

| Symbol                | Description  | Minimum <sup>(5)</sup> | Typical     | Maximum <sup>(5)</sup> | Unit |
|-----------------------|--|------------------------|-------------|------------------------|------|
| V <sub>CCA_GXBL</sub> | Transceiver high voltage power (left side)               | 2 275                  | 2 500       | 2 625                  | V    |
| V <sub>CCA_GXBR</sub> | Transceiver high voltage power (right side)              | - 2.375 2.300          |             | 2.025                  | v    |
| V <sub>CCR_GXBL</sub> | GX and SX speed grades—receiver power (left side)        | 1.08/1.12              | 1 1/1 15(6) | 1 14/1 18              | V    |
| V <sub>CCR_GXBR</sub> | GX and SX speed grades—receiver power (right side)       | 1.00/1.12              | 1.1/1.13    | 1.14/1.10              | v    |
| V <sub>CCR_GXBL</sub> | GT and ST speed grades—receiver power (left side)        | 1 17                   | 1 20        | 1 23                   | V    |
| V <sub>CCR_GXBR</sub> | GT and ST speed grades—receiver power (right side)       | 1.17 1.20              |             | 1.23                   | v    |
| V <sub>CCT_GXBL</sub> | GX and SX speed grades—transmitter power (left side)     | 1.08/1.12              | 1 1/1 15(6) | 1 14/1 18              | V    |
| V <sub>CCT_GXBR</sub> | GX and SX speed grades—transmitter power<br>(right side) | 1.00/1.12              | 1.1/1.15    | 1.14/1.10              | v    |
| V <sub>CCT_GXBL</sub> | GT and ST speed grades—transmitter power (left side)     | 1 17                   | 1 20        | 1 23                   | V    |
| V <sub>CCT_GXBR</sub> | GT and ST speed grades—transmitter power (right side)    | 1.17                   | 1.20        | 1.23                   | v    |
| V <sub>CCH_GXBL</sub> | Transmitter output buffer power (left side)              | 1 /25                  | 1 500       | 1 575                  | V    |
| V <sub>CCH_GXBR</sub> | Transmitter output buffer power (right side)             | 1.423                  | 1.300       | 1.375                  | v    |

<sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(6)</sup> For data rate <=3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.



| Protocol                             | Sub-protocol                  | Data Rate (Mbps) |
|--------------------------------------|-------------------------------|------------------|
|                                      | CPRI E6LV                     | 614.4            |
|                                      | CPRI E6HV                     | 614.4            |
|                                      | CPRI E6LVII                   | 614.4            |
|                                      | CPRI E12LV                    | 1,228.8          |
|                                      | CPRI E12HV                    | 1,228.8          |
|                                      | CPRI E12LVII                  | 1,228.8          |
| Common Public Radio Interface (CPRI) | CPRI E24LV                    | 2,457.6          |
|                                      | CPRI E24LVII                  | 2,457.6          |
|                                      | CPRI E30LV                    | 3,072            |
|                                      | CPRI E30LVII                  | 3,072            |
|                                      | CPRI E48LVII                  | 4,915.2          |
|                                      | CPRI E60LVII                  | 6,144            |
|                                      | CPRI E96LVIII <sup>(60)</sup> | 9,830.4          |
| Gbps Ethernet (GbE)                  | GbE 1250                      | 1,250            |
|                                      | OBSAI 768                     | 768              |
| ODSAL                                | OBSAI 1536                    | 1,536            |
| ODSAI                                | OBSAI 3072                    | 3,072            |
|                                      | OBSAI 6144                    | 6,144            |
|                                      | SDI 270 SD                    | 270              |
| Serial digital interface (SDI)       | SDI 1485 HD                   | 1,485            |
|                                      | SDI 2970 3G                   | 2,970            |



<sup>&</sup>lt;sup>(60)</sup> You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.

#### **HPS PLL Input Jitter**

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period × Divide value (N) × 0.02

## Table 1-50: Examples of Maximum Input Jitter

| Input Reference Clock Period | Divide Value (N) | Maximum Jitter | Unit |
|------------------------------|------------------|----------------|------|
| 40 ns                        | 1                | 0.8            | ns   |
| 40 ns                        | 2                | 1.6            | ns   |
| 40 ns                        | 4                | 3.2            | ns   |

## **Quad SPI Flash Timing Characteristics**

## Table 1-51: Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices

| Symbol                 | Description  | Min  | Тур                      | Max  | Unit |
|------------------------|--|------|--------------------------|--|------|
| F <sub>clk</sub>       | SCLK_OUT clock frequency (External clock)          | _    | _                        | 108  | MHz  |
| T <sub>qspi_clk</sub>  | QSPI_CLK clock period (Internal reference clock)   | 2.32 |                          |  | ns   |
| T <sub>dutycycle</sub> | SCLK_OUT duty cycle                                | 45   |                          | 55   | %    |
| T <sub>dssfrst</sub>   | Output delay QSPI_SS valid before first clock edge |      | 1/2 cycle of<br>SCLK_OUT |  | ns   |
| T <sub>dsslst</sub>    | Output delay QSPI_SS valid after last clock edge   | -1   |                          | 1  | ns   |
| T <sub>dio</sub>       | I/O data output delay                              | -1   |                          | 1  | ns   |
| T <sub>din_start</sub> | Input data valid start                             |      |                          | $(2 + R_{delay}) \times T_{qspi\_clk} - 7.52^{(85)}$ | ns   |



| Symbol               | Description          | Min  | Тур | Max | Unit |
|----------------------|----------------------|--|-----|-----|------|
| T <sub>din_end</sub> | Input data valid end | $(2 + R_{delay}) \times T_{qspi\_clk} - 1.21^{(85)}$ |     |     | ns   |

## Figure 1-8: Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



#### **Related Information**

# Quad SPI Flash Controller Chapter, Arria V Hard Processor System Technical Reference Manual

Provides more information about Rdelay.

## **SPI Timing Characteristics**

## Table 1-52: SPI Master Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

| Symbol           | Description                               | Min       | Max | Unit |
|------------------|---|-----------|-----|------|
| T <sub>clk</sub> | CLK clock period                          | 16.67     | —   | ns   |
| T <sub>su</sub>  | SPI Master-in slave-out (MISO) setup time | 8.35 (86) | —   | ns   |

 $<sup>^{(85)}</sup>$  R<sub>delay</sub> is set by programming the register <code>qspiregs.rddatacap</code>. For the SoC EDS software version 13.1 and later, Altera provides automatic Quad SPI calibration in the preloader. For more information about R<sub>delay</sub>, refer to the Quad SPI Flash Controller chapter in the Arria V Hard Processor System Technical Reference Manual.



#### Figure 1-10: SPI Slave Timing Diagram



#### **Related Information**

#### SPI Controller, Arria V Hard Processor System Technical Reference Manual

Provides more information about rx\_sample\_delay.

## **SD/MMC Timing Characteristics**

## Table 1-54: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices

After power up or cold reset, the Boot ROM uses drvsel = 3 and smplsel = 0 to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock SDMMC\_CLK\_OUT changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock SDMMC\_CLK and the CSEL setting. The value of SDMMC\_CLK is based on the external oscillator frequency and has a maximum value of 50 MHz.



#### Figure 1-12: USB Timing Diagram



## Ethernet Media Access Controller (EMAC) Timing Characteristics

## Table 1-56: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria V Devices

| Symbol                        | Description                            | Min   | Тур | Мах  | Unit |
|-------------------------------|--|-------|-----|------|------|
| T <sub>clk</sub> (1000Base-T) | TX_CLK clock period                    | _     | 8   |      | ns   |
| T <sub>clk</sub> (100Base-T)  | TX_CLK clock period                    | _     | 40  |      | ns   |
| T <sub>clk</sub> (10Base-T)   | TX_CLK clock period                    |       | 400 |      | ns   |
| T <sub>dutycycle</sub>        | TX_CLK duty cycle                      | 45    | —   | 55   | %    |
| T <sub>d</sub>                | TX_CLK to TXD/TX_CTL output data delay | -0.85 | —   | 0.15 | ns   |

#### Figure 1-13: RGMII TX Timing Diagram





#### Figure 1-20: NAND Data Read Timing Diagram



## **ARM Trace Timing Characteristics**

#### Table 1-61: ARM Trace Timing Requirements for Arria V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

| Description                     | Min  | Мах | Unit |
|---------------------------------|------|-----|------|
| CLK clock period                | 12.5 | _   | ns   |
| CLK maximum duty cycle          | 45   | 55  | %    |
| CLK to D0 –D7 output data delay | -1   | 1   | ns   |

## **UART Interface**

The maximum UART baud rate is 6.25 megasymbols per second.

## **GPIO Interface**

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 µs. The pulse width is based on a debounce clock frequency of 1 MHz.



#### 1-76 FPGA JTAG Configuration Timing

| POR Delay | Minimum | Maximum | Unit |
|-----------|---------|---------|------|
| Standard  | 100     | 300     | ms   |

#### **Related Information**

## **MSEL Pin Settings**

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

# **FPGA JTAG Configuration Timing**

## Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices

| Symbol                  | Description                              | Min                            | Max                | Unit |
|-------------------------|--|--------------------------------|--------------------|------|
| t <sub>JCP</sub>        | TCK clock period                         | <b>30,</b> 167 <sup>(92)</sup> |                    | ns   |
| t <sub>JCH</sub>        | TCK clock high time                      | 14                             |                    | ns   |
| t <sub>JCL</sub>        | TCK clock low time                       | 14                             |                    | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time                 | 2                              |                    | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time                 | 3                              |                    | ns   |
| t <sub>JPH</sub>        | JTAG port hold time                      | 5                              |                    | ns   |
| t <sub>JPCO</sub>       | JTAG port clock to output                |                                | 12 <sup>(93)</sup> | ns   |
| t <sub>JPZX</sub>       | JTAG port high impedance to valid output |                                | 14 <sup>(93)</sup> | ns   |
| t <sub>JPXZ</sub>       | JTAG port valid output to high impedance |                                | 14 <sup>(93)</sup> | ns   |



<sup>&</sup>lt;sup>(92)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

<sup>&</sup>lt;sup>(93)</sup> A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

# **Remote System Upgrades**

## Table 1-74: Remote System Upgrade Circuitry Timing Specifications for Arria V Devices

| Parameter                                 | Minimum | Unit |
|---|---------|------|
| t <sub>RU_nCONFIG</sub> <sup>(110)</sup>  | 250     | ns   |
| t <sub>RU_nRSTIMER</sub> <sup>(111)</sup> | 250     | ns   |

#### **Related Information**

- **Remote System Upgrade State Machine** Provides more information about configuration reset (RU\_CONFIG) signal.
- User Watchdog Timer Provides more information about reset\_timer (RU\_nRSTIMER) signal.

# User Watchdog Internal Oscillator Frequency Specifications

## Table 1-75: User Watchdog Internal Oscillator Frequency Specifications for Arria V Devices

| Parameter                                   | Minimum | Typical | Maximum | Unit |
|---|---------|---------|---------|------|
| User watchdog internal oscillator frequency | 5.3     | 7.9     | 12.5    | MHz  |

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O timing and the Quartus Prime Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.





<sup>&</sup>lt;sup>(110)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification.

<sup>&</sup>lt;sup>(111)</sup> This is equivalent to strobing the reset timer input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification.

AV-51002 2017.02.10

The Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

#### **Related Information**

## Arria V I/O Timing Spreadsheet

Provides the Arria V Excel-based I/O timing spreadsheet.

# Programmable IOE Delay

| Parameter <sup>(112</sup> | eter <sup>(112</sup> Available<br>Settings | Available Minimum<br>Settings Offset <sup>(113)</sup> | Available               | Available  | Available  | Available | Available | Minimum | Fast M       | Model |      |  | Slow Model |  |  | llait |
|---------------------------|--|---|-------------------------|------------|------------|-----------|-----------|---------|--------------|-------|------|--|------------|--|--|-------|
| )                         |  |   | Offset <sup>(113)</sup> | Industrial | Commercial | -C4       | -C5       | -C6     | - <b>I</b> 3 | -15   | Onic |  |            |  |  |       |
| D1                        | 32   | 0   | 0.508                   | 0.517      | 0.870      | 1.063     | 1.063     | 0.872   | 1.057        | ns    |      |  |            |  |  |       |
| D3                        | 8  | 0   | 1.763                   | 1.795      | 2.999      | 3.496     | 3.571     | 3.031   | 3.643        | ns    |      |  |            |  |  |       |
| D4                        | 32   | 0   | 0.508                   | 0.518      | 0.869      | 1.063     | 1.063     | 1.063   | 1.057        | ns    |      |  |            |  |  |       |
| D5                        | 32   | 0   | 0.508                   | 0.517      | 0.870      | 1.063     | 1.063     | 0.872   | 1.057        | ns    |      |  |            |  |  |       |

## Table 1-76: I/O element (IOE) Programmable Delay for Arria V Devices

# Programmable Output Buffer Delay

## Table 1-77: Programmable Output Buffer Delay for Arria V Devices

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Quartus Prime software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.



<sup>&</sup>lt;sup>(112)</sup> You can set this value in the Quartus Prime software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Name** column of **Assignment Editor**.

<sup>&</sup>lt;sup>(113)</sup> Minimum offset does not include the intrinsic delay.

## 1-98 Document Revision History

| Date          | Version | Changes   |
|---------------|---------|---|
| July 2014     | 3.8     | <ul> <li>Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.</li> <li>Updated V<sub>CC_HPS</sub> specification in Table 5.</li> <li>Added a note in Table 19: Differential inputs are powered by V<sub>CCPD</sub> which requires 2.5 V.</li> <li>Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21.</li> <li>Updated description in "HPS PLL Specifications" section.</li> <li>Updated VCO range maximum specification in Table 39.</li> <li>Updated T<sub>d</sub> and T<sub>h</sub> specifications in Table 45.</li> <li>Added T<sub>h</sub> specification in Table 47 and Figure 13.</li> <li>Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.</li> <li>Removed "Remote update only in AS mode" specification in Table 58.</li> <li>Added DCLK device initialization clock source specification in Table 60.</li> <li>Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature.</li> <li>Removed f<sub>MAX_RU_CLK</sub> specification in Table 63.</li> </ul> |
| February 2014 | 3.7     | <ul> <li>Updated V<sub>CCRSTCLK_HPS</sub> maximum specification in Table 1.</li> <li>Added V<sub>CC_AUX_SHARED</sub> specification in Table 1.</li> </ul>   |
| December 2013 | 3.6     | <ul> <li>Added "HPS PLL Specifications".</li> <li>Added Table 24, Table 39, and Table 40.</li> <li>Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59.</li> <li>Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19.</li> <li>Removed table: GPIO Pulse Width for Arria V Devices.</li> </ul>   |



| Date        | Version | Changes   |
|-------------|---------|---|
| August 2013 | 3.5     | <ul><li>Removed "Pending silicon characterization" note in Table 29.</li><li>Updated Table 25.</li></ul>  |
| August 2013 | 3.4     | <ul> <li>Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 30, Table 31, Table 35, Table 36, Table 51, Table 53, Table 54, Table 55, Table 56, Table 57, Table 60, Table 62, and Table 64.</li> <li>Updated Table 1, Table 3, Table 11, Table 19, Table 20, Table 21, Table 22, Table 29.</li> </ul> |
| June 2013   | 3.3     | Updated Table 20, Table 21, Table 25, and Table 38.   |
| May 2013    | 3.2     | <ul> <li>Added Table 37.</li> <li>Updated Figure 8, Figure 9, Figure 20, Figure 22, and Figure 23.</li> <li>Updated Table 1, Table 5, Table 10, Table 13, Table 19, Table 20, Table 21, Table 23, Table 29, Table 39, Table 40, Table 46, Table 56, Table 57, Table 60, and Table 64.</li> <li>Updated industrial junction temperature range for -I3 speed grade in "PLL Specifications" section.</li> </ul>  |
| March 2013  | 3.1     | <ul> <li>Added HPS reset information in the "HPS Specifications" section.</li> <li>Added Table 60.</li> <li>Updated Table 1, Table 3, Table 17, Table 20, Table 29, and Table 59.</li> <li>Updated Figure 21.</li> </ul>  |



| Sumbol   | Symbol Description   |   | Calibration Ac | Unit          |      |
|--|--|---|----------------|---------------|------|
| Symbol   | Description  | Conditions                                    | C3, I3L        | C4, I4        | Onit |
| 25-Ω R <sub>S</sub>  | Internal series termination with calibration (25- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15            | ±15           | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15            | ±15           | %    |
| 34- $\Omega$ and 40- $\Omega$ $R_S$  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)   | V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2 V    | ±15            | ±15           | %    |
| 48-Ω, 60-Ω, 80-Ω, and<br>240-Ω R <sub>S</sub>  | Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)              | $V_{CCIO} = 1.2 V$                            | ±15            | ±15           | %    |
| 50- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (50- $\Omega$ setting)  | V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2 V      | -10 to +40     | -10 to<br>+40 | %    |
| 20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ R <sub>T</sub> | Internal parallel termination with calibration ( $20-\Omega$ , $30-\Omega$ , $40-\Omega$ , $60-\Omega$ , and $120-\Omega$ setting) | V <sub>CCIO</sub> = 1.5, 1.35, 1.25 V         | -10 to +40     | -10 to<br>+40 | %    |
| 60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>  | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)  | $V_{CCIO} = 1.2$                              | -10 to +40     | -10 to<br>+40 | %    |
| 25- $\Omega R_{S\_left\_shift}$  | Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)                           | V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V | ±15            | ±15           | %    |

## Table 2-11: OCT Without Calibration Resistance Tolerance Specifications for Arria V GZ Devices

| Symbol                      | Description  | Conditions                        | Resistance | Unit   |      |  |
|-----------------------------|--|-----------------------------------|------------|--------|------|--|
| Symbol                      | Description  | Conditions                        |            | C4, I4 | Unit |  |
| 25-Ω R, 50-Ω R <sub>S</sub> | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0 and 2.5 V | ±40        | ±40    | %    |  |



## Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

| Symbol/Description                          | Conditions | Trans | ceiver Spee | d Grade 2 | Transc | Unit |         |      |
|---|------------|-------|-------------|-----------|--------|------|---------|------|
|   |            | Min   | Тур         | Max       | Min    | Тур  | Мах     | Onit |
| Supported data range                        | _          | 600   | _           | 12500     | 600    | _    | 10312.5 | Mbps |
| t <sub>pll_powerdown</sub> <sup>(153)</sup> | —          | 1     |             |           | 1      | _    |         | μs   |
| t <sub>pll_lock</sub> <sup>(154)</sup>      | _          |       |             | 10        |        |      | 10      | μs   |

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

## ATX PLL

## Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $t_{pll\_powerdown}$  is the PLL powerdown minimum pulse width. (153)

<sup>(154)</sup>  $t_{\text{pll} \text{ lock}}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

#### 2-42 Memory Block Specifications

| Mada                          | Performar | nce     |     | Unit |  |
|-------------------------------|-----------|---------|-----|------|--|
| Mode                          | C3, I3L   | C4 I4   |     | Ont  |  |
| One sum of two $27 \times 27$ | 380       | 300     | MHz |      |  |
| One sum of two $36 \times 18$ | 380       | 30      | 00  | MHz  |  |
| One complex $18 \times 18$    | 400       | 35      | MHz |      |  |
| One 36 × 36                   | 380       | 30      | MHz |      |  |
| Modes using Three DSP Blocks  |           |         |     |      |  |
| One complex $18 \times 25$    | 340       | 340 275 |     | MHz  |  |
| Modes using Four DSP Blocks   |           |         |     |      |  |
| One complex $27 \times 27$    | 350       | 310     |     | MHz  |  |

## **Memory Block Specifications**

#### Table 2-36: Memory Block Performance Specifications for Arria V GZ Devices

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

| Memory | Mode                              | Resour | ces Used |     | Unit |     |     |      |
|--------|-----------------------------------|--------|----------|-----|------|-----|-----|------|
|        | moue                              | ALUTs  | Memory   | C3  | C4   | I3L | 14  | Onic |
| MLAB - | Single port, all supported widths | 0      | 1        | 400 | 315  | 400 | 315 | MHz  |
|        | Simple dual-port, x32/x64 depth   | 0      | 1        | 400 | 315  | 400 | 315 | MHz  |
|        | Simple dual-port, x16 depth (178) | 0      | 1        | 533 | 400  | 533 | 400 | MHz  |
|        | ROM, all supported widths         | 0      | 1        | 500 | 450  | 500 | 450 | MHz  |

<sup>(178)</sup> The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.



AV-51002 2017.02.10

| Symbol  | Conditions  |     | C3, I3L |     |     | C4, I4 |      |      |  |
|---|---|-----|---------|-----|-----|--------|------|------|--|
| Symbol  | Conditions  | Min | Тур     | Мах | Min | Тур    | Max  | Unit |  |
| t <sub>x litter</sub> - True Differential I/O                             | Total Jitter for Data Rate<br>600 Mbps - 1.25 Gbps  | —   |         | 160 |     | —      | 160  | ps   |  |
| Standards   | Total Jitter for Data Rate<br>< 600 Mbps  | —   |         | 0.1 |     | _      | 0.1  | UI   |  |
| t <sub>x Jitter</sub> - Emulated Differential<br>I/O Standards with Three | Total Jitter for Data Rate<br>600 Mbps - 1.25 Gbps  | —   |         | 300 |     | —      | 325  | ps   |  |
| External Output Resistor<br>Network                                       | Total Jitter for Data Rate<br>< 600 Mbps  | —   |         | 0.2 |     | —      | 0.25 | UI   |  |
| t <sub>DUTY</sub>   | Transmitter output clock duty<br>cycle for both True and Emulated<br>Differential I/O Standards | 45  | 50      | 55  | 45  | 50     | 55   | %    |  |
|   | True Differential I/O Standards   | _   |         | 200 |     | —      | 200  | ps   |  |
| t <sub>RISE</sub> & t <sub>FALL</sub>                                     | Emulated Differential I/O<br>Standards with three external<br>output resistor networks          |     |         | 250 |     | _      | 300  | ps   |  |
|   | True Differential I/O Standards   |     |         | 150 |     | —      | 150  | ps   |  |
| TCCS  | Emulated Differential I/O<br>Standards  | _   | _       | 300 |     | _      | 300  | ps   |  |

## **Receiver High-Speed I/O Specifications**

## Table 2-41: Receiver High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



## DPA Mode High-Speed I/O Specifications

#### Table 2-42: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

| Symbol         | Conditions |     | C3, I3L |       |     | C4, I4 |       |      |
|----------------|------------|-----|---------|-------|-----|--------|-------|------|
|                | Conditions | Min | Тур     | Мах   | Min | Тур    | Мах   | onne |
| DPA run length | —          | _   | _       | 10000 | _   |        | 10000 | UI   |

## Figure 2-3: DPA Lock Time Specification with DPA PLL Calibration Enabled



## Table 2-43: DPA Lock Time Specifications for Arria V GZ Devices

The DPA lock time is for one channel.

One data transition is defined as a 0-to-1 or 1-to-0 transition.

The DPA lock time stated in this table applies to both commercial and industrial grade.

| Standard | Training Pattern    | Number of Data Transitions<br>in One Repetition of the<br>Training Pattern | Number of Repetitions per<br>256 Data Transitions <sup>(201)</sup> | Maximum              |
|----------|---------------------|--|--|----------------------|
| SPI-4    | 0000000001111111111 | 2  | 128  | 640 data transitions |



<sup>&</sup>lt;sup>(201)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.



## Non DPA Mode High-Speed I/O Specifications

## Table 2-46: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

| Symbol          | Conditions | C3, I3L |     |     | C4, I4 |     |     | Unit |
|-----------------|------------|---------|-----|-----|--------|-----|-----|------|
|                 |            | Min     | Тур | Max | Min    | Тур | Max | Onic |
| Sampling Window | —          | _       |     | 300 | _      |     | 300 | ps   |



#### 2-70 Remote System Upgrades Circuitry Timing Specification

#### Table 2-62: Uncompressed .rbf Sizes for Arria V GZ Devices

| Variant    | Member Code | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(223)</sup> |  |
|------------|-------------|--------------------------------|---|--|
| Arria V GZ | E1          | 137,598,880                    | 562,208                                 |  |
|            | E3          | 137,598,880                    | 562,208                                 |  |
|            | E5          | 213,798,880                    | 561,760                                 |  |
|            | E7          | 213,798,880                    | 561,760                                 |  |

## Table 2-63: Minimum Configuration Time Estimation for Arria V GZ Devices

|            | Member Code | Active Serial <sup>(224)</sup> |            |                         | Fast Passive Parallel <sup>(225)</sup> |            |                         |  |
|------------|-------------|--------------------------------|------------|-------------------------|--|------------|-------------------------|--|
| Variant    |             | Width                          | DCLK (MHz) | Min Config Time<br>(ms) | Width                                  | DCLK (MHz) | Min Config Time<br>(ms) |  |
| Arria V GZ | E1          | 4                              | 100        | 344                     | 32                                     | 100        | 43                      |  |
|            | E3          | 4                              | 100        | 344                     | 32                                     | 100        | 43                      |  |
|            | E5          | 4                              | 100        | 534                     | 32                                     | 100        | 67                      |  |
|            | E7          | 4                              | 100        | 534                     | 32                                     | 100        | 67                      |  |

# **Remote System Upgrades Circuitry Timing Specification**

## Table 2-64: Remote System Upgrade Circuitry Timing Specifications

| Parameter                                 | Minimum | Maximum | Unit |
|---|---------|---------|------|
| t <sub>RU_nCONFIG</sub> <sup>(226)</sup>  | 250     | _       | ns   |
| t <sub>RU_nRSTIMER</sub> <sup>(227)</sup> | 250     | _       | ns   |

<sup>(223)</sup> The IOCSR **.rbf** size is specifically for the Configuration via Protocol (CvP) feature.

<sup>(224)</sup> DCLK frequency of 100 MHz using external CLKUSR.

<sup>(225)</sup> Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

