## Intel - 5AGXFA5H6F35C6N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	8962
Number of Logic Elements/Cells	190000
Total RAM Bits	13284352
Number of I/O	544
Number of Gates	
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfa5h6f35c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Operating Conditions	2-1
Switching Characteristics	2-21
Transceiver Performance Specifications	
Core Performance Specifications	2-37
Periphery Performance	
Configuration Specification	
POR Specifications	
JTAG Configuration Specifications	
Fast Passive Parallel (FPP) Configuration Timing	
Active Serial Configuration Timing	
Passive Serial Configuration Timing	2-67
Initialization	
Configuration Files	
Remote System Upgrades Circuitry Timing Specification	2-70
User Watchdog Internal Oscillator Frequency Specification	2-71
I/O Timing	2-71
Programmable IOE Delay	2-72
Programmable Output Buffer Delay	
Glossary	2-73
Document Revision History	2-78

# Arria V GX, GT, SX, and ST Device Datasheet



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria® V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in -C4 (fastest), -C5, and -C6 speed grades. Industrial grade devices are offered in the -I3 and -I5 speed grades.

#### **Related Information**

#### Arria V Device Overview

Provides more information about the densities and packages of devices in the Arria V family.

# **Electrical Characteristics**

The following sections describe the operating conditions and power consumption of Arria V devices.

# **Operating Conditions**

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria V devices, you must consider the operating requirements described in this section.

## **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

<sup>©</sup> 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Symbol/Description	Condition	Transceiver Speed Grade 4			Transceiver Speed Grade 6			Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Run length	—	—	_	200	—		200	UI
Programmable equaliza- tion AC and DC gain	AC gain setting = 0 to $3^{(38)}$ DC gain setting = 0 to 1	Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices and CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices diagrams.						dB

## Table 1-23: Transmitter Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transceiver Speed Grade 4		Transceiver Speed Grade 6			Unit	
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onic
Supported I/O standards		1.5 V PCML						
Data rate	_	611		6553.6	611	_	3125	Mbps
V <sub>OCM</sub> (AC coupled)	_	_	650	_		650	_	mV
V <sub>OCM</sub> (DC coupled)	$\leq$ 3.2Gbps <sup>(32)</sup>	670	700	730	670	700	730	mV
	85- $\Omega$ setting	_	85	_		85	_	Ω
Differential on-chip	100- $\Omega$ setting	—	100	—	_	100	_	Ω
termination resistors	120- $\Omega$ setting		120			120		Ω
	150-Ω setting	_	150	—		150	_	Ω
Intra-differential pair skew	TX $V_{CM}$ = 0.65 V (AC coupled) and slew rate of 15 ps	—	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to- channel skew	×6 PMA bonded mode	_	_	180	_	—	180	ps

<sup>(37)</sup> The rate match FIFO supports only up to ±300 parts per million (ppm).
 <sup>(38)</sup> The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.



Protocol	Sub-protocol	Data Rate (Mbps)
	SONET 155	155.52
SONET	SONET 622	622.08
	SONET 2488	2,488.32
	GPON 155	155.52
Gigabit-canable passive optical network (GPON)	GPON 622	622.08
Gigable-capable passive optical network (GI OIV)	GPON 1244	1,244.16
	GPON 2488	2,488.32
QSGMII	QSGMII 5000	5,000

# **Core Performance Specifications**

# **Clock Tree Specifications**

## Table 1-35: Clock Tree Specifications for Arria V Devices

Paramotor		Unit		
Falameter	-I3, -C4	–I5, –C5	-C6	omt
Global clock and Regional clock	625	625	525	MHz
Peripheral clock	450	400	350	MHz

# **PLL Specifications**

## Table 1-36: PLL Specifications for Arria V Devices

This table lists the Arria V PLL block specifications. Arria V PLL block does not include HPS PLL.



### Table 1-38: Memory Block Performance Specifications for Arria V Devices

Memory Mode		Resources Used		Performance			Unit
Memory	Mode	ALUTs	Memory	-I3, -C4	-I5, -C5	-C6	Ont
	Single port, all supported widths	0	1	500	450	400	MHz
	Simple dual-port, all supported widths	0	1	500	450	400	MHz
MLAB	Simple dual-port with read and write at the same address	0	1	400	350	300	MHz
	ROM, all supported width	_		500	450	400	MHz
	Single-port, all supported widths	0	1	400	350	285	MHz
	Simple dual-port, all supported widths	0	1	400	350	285	MHz
M10K Block	Simple dual-port with the read-during- write option set to <b>Old Data</b> , all supported widths	0	1	315	275	240	MHz
	True dual port, all supported widths	0	1	400	350	285	MHz
	ROM, all supported widths	0	1	400	350	285	MHz

## **Internal Temperature Sensing Diode Specifications**

## Table 1-39: Internal Temperature Sensing Diode Specifications for Arria V Devices

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40 to 100°C	±8°C	No	1 MHz	< 100 ms	8 bits	8 bits

# **Periphery Performance**

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



## Table 1-57: RGMII RX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Unit
T <sub>clk</sub> (1000Base-T)	RX_CLK clock period		8	ns
T <sub>clk</sub> (100Base-T)	RX_CLK clock period		40	ns
T <sub>clk</sub> (10Base-T)	RX_CLK clock period		400	ns
T <sub>su</sub>	RX_D/RX_CTL setup time	1		ns
T <sub>h</sub>	RX_D/RX_CTL hold time	1		ns

## Figure 1-14: RGMII RX Timing Diagram



## Table 1-58: Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Мах	Unit
T <sub>clk</sub>	MDC clock period	—	400	_	ns
T <sub>d</sub>	MDC to MDIO output data delay	10		20	ns
T <sub>s</sub>	Setup time for MDIO data	10	_		ns
T <sub>h</sub>	Hold time for MDIO data	0			ns



# **Remote System Upgrades**

## Table 1-74: Remote System Upgrade Circuitry Timing Specifications for Arria V Devices

Parameter	Minimum	Unit		
t <sub>RU_nCONFIG</sub> <sup>(110)</sup>	250	ns		
t <sub>RU_nRSTIMER</sub> <sup>(111)</sup>	250	ns		

### **Related Information**

- **Remote System Upgrade State Machine** Provides more information about configuration reset (RU\_CONFIG) signal.
- User Watchdog Timer Provides more information about reset\_timer (RU\_nRSTIMER) signal.

# User Watchdog Internal Oscillator Frequency Specifications

## Table 1-75: User Watchdog Internal Oscillator Frequency Specifications for Arria V Devices

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O timing and the Quartus Prime Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.





<sup>&</sup>lt;sup>(110)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification.

<sup>&</sup>lt;sup>(111)</sup> This is equivalent to strobing the reset timer input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification.

#### 1-96 Document Revision History

Date	Version	Changes
June 2015	2015.06.16	<ul> <li>Added the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Arria V Devices table:</li> </ul>
		True RSDS output standard: data rates of up to 360 Mbps
		<ul> <li>True mini-LVDS output standard: data rates of up to 400 Mbps</li> </ul>
		<ul> <li>Added note in the condition for Transmitter—Emulated Differential I/O Standards f<sub>HSDR</sub> data rate parameter in the High-Speed I/O Specifications for Arria V Devices table. Note: When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.</li> </ul>
		Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.
		<ul> <li>Updated T<sub>h</sub> location in I<sup>2</sup>C Timing Diagram.</li> </ul>
		<ul> <li>Updared T<sub>wp</sub> location in NAND Address Latch Timing Diagram.</li> </ul>
		<ul> <li>Corrected the unit for t<sub>DH</sub> from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices table.</li> </ul>
		• Updated the maximum value for t <sub>CO</sub> from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices table.
		• Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.
		FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1
		<ul> <li>FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is &gt;1</li> </ul>
		AS Configuration Timing Waveform
		PS Configuration Timing Waveform





This document covers the electrical and switching characteristics for Arria V GZ devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This document also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

#### **Related Information**

#### Arria V Device Overview

For information regarding the densities and packages of devices in the Arria V GZ family.

# **Electrical Characteristics**

## **Operating Conditions**

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.

Arria V GZ devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in -3 (fastest) and -4 core speed grades. Industrial devices are offered in -3L and -4 core speed grades. Arria V GZ devices are offered in -2 and -3 transceiver speed grades.

#### Table 2-1: Commercial and Industrial Speed Grade Offering for Arria V GZ Devices

C = Commercial temperature grade; I = Industrial temperature grade.

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





## **Hot Socketing**

## Table 2-14: Hot Socketing Specifications for Arria V GZ Devices

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 µA
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(124)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver pin	50 mA

## Internal Weak Pull-Up Resistor

## Table 2-15: Internal Weak Pull-Up Resistor for Arria V GZ Devices

All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins. The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

Symbol	Description	V <sub>CCIO</sub> Conditions (V) <sup>(125)</sup>	Value <sup>(126)</sup>	Unit
		3.0 ±5%	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option.	2.5 ±5%	25	kΩ
R <sub>PU</sub>		1.8 ±5%	25	kΩ
		1.5 ±5%	25	kΩ
		1.35 ±5%	25	kΩ
		1.25 ±5%	25	kΩ
		1.2 ±5%	25	kΩ

<sup>(124)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.





 $<sup>^{(125)}</sup>$  The pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

 $<sup>^{(126)}</sup>$  These specifications are valid with a ±10% tolerance to cover changes over PVT.

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51  imes V_{ m CCIO}$	0.49 × V <sub>CCIO</sub>	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	$0.49 \times V_{ m CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$	
SSTL-12 Class I, II	1.14	1.20	1.26	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	0.49 × V <sub>CCIO</sub>	0.5 × VCCIO	$0.51 \times V_{CCIO}$	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCIO</sub> /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCIO</sub> /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.53 \times V_{ m CCIO}$	_	V <sub>CCIO</sub> /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$			_	

# Table 2-18: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V GZ Devices

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		$V_{IL(AC)}(V)$ $V_{IH(AC)}(V)$		V <sub>OL</sub> (V) V <sub>OH</sub> (V)		I <sub>ol</sub> (mA)	I <sub>oh</sub> (mA)
	Min	Max	Min	Max	Мах	Min	Max	Min	י <sub>סן</sub> (וויא)	
SSTL-2 Class I	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> – 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7



|--|

Symbol/Description	Conditions	Transce	eiver Speed	Grade 2	Transce	eiver Speed	Grade 3	Unit	
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Onit	
Rise time	Measure at $\pm 60 \text{ mV}$ of differential signal <sup>(138)</sup>	_	_	400	_	_	400	nc	
Fall time	Measure at ±60 mV of differential signal <sup>(138)</sup>	—		400			400	ps	
Duty cycle	_	45		55	45	—	55	%	
Spread-spectrum modulating clock frequency	PCI Express <sup>®</sup> (PCIe)	30		33	30		33	kHz	
Spread-spectrum downspread	PCIe		0 to	_		0 to		%	
			-0.5			-0.5			
On-chip termination resistors	—	_	100	_		100		Ω	
Absolute V <sub>MAX</sub>	Dedicated reference clock pin	—		1.6			1.6	V	
	RX reference clock pin	_		1.2			1.2		
Absolute V <sub>MIN</sub>	—	-0.4	_	_	-0.4	—	_	V	
Peak-to-peak differential input voltage	—	200		1600	200	_	1600	mV	
V <sub>ICM</sub> (AC coupled)	Dedicated reference clock pin	100	00/900/850	(139)	100	00/900/850	(139)	mV	
	RX reference clock pin	1.	1.0/0.9/0.85 (140)			0/0.9/0.85(1	mV		
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250		550	250		550	mV	



 <sup>(138)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.
 (139) The reference clock common mode voltage is equal to the V<sub>CCR\_GXB</sub> power supply level.
 (140) This supply follows VCCR\_GXB

Symbol/Description	Conditions	Transce	eiver Speed (	Grade 2	Transce	eiver Speed (	Grade 3	Unit	
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Max		
Transmitter REFCLK Phase Noise (622 MHz) <sup>(141)</sup>	100 Hz	—	_	-70	—	—	-70	dBc/Hz	
	1 kHz	—	—	-90		—	-90	dBc/Hz	
	10 kHz	—	—	-100	_	—	-100	dBc/Hz	
	100 kHz	—	—	-110	_	—	-110	dBc/Hz	
	≥1 MHz	—	—	-120		—	-120	dBc/Hz	
Transmitter REFCLK Phase Jitter (100 MHz) <sup>(142)</sup>	10 kHz to 1.5 MHz (PCIe)	_	_	3	_	_	3	ps (rms)	
R <sub>REF</sub>	—	—	1800 ±1%	_		1800 ±1%		Ω	

#### **Related Information**

## Arria V Device Overview

For more information about device ordering codes.

## **Transceiver Clocks**

## Table 2-23: Transceiver Clocks Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $<sup>^{(141)}</sup>$  To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20 \*log(f/622).

<sup>&</sup>lt;sup>(142)</sup> To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz  $\times$  100/f.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	eiver Speed Grade 3         Typ       Max         —       1.6         —       1.8         —       2.4         —       2.4         —       - $85$ — $\pm 30\%$ — $120$ — $\pm 30\%$ —	Onit	
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—			1.6	—	_	1.6	V
Maximum peak-to-peak differential	$V_{CCR\_GXB} = 1.0 V$ $(V_{ICM} = 0.75 V)$			1.8	—		1.8	V
device configuration <sup>(146)</sup>	$V_{CCR\_GXB} = 0.85 V$ $(V_{ICM} = 0.6 V)$			2.4	—		2.4	V
Minimum differential eye opening at receiver serial input pins <sup>(147)(148)</sup>	_	85		_	85	_	—	mV
	85– $\Omega$ setting		85 ± 30%	—	—	85 ± 30%	_	Ω
Differential on-chip termination	100– $\Omega$ setting		100 ± 30%	—	—	100 ± 30%	_	Ω
resistors	120– $\Omega$ setting		120 ± 30%	—	_	120 ± 30%		Ω
	150– $\Omega$ setting		150 ± 30%	_	_	150 ± 30%	_	Ω



<sup>&</sup>lt;sup>(146)</sup> The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to 4 × (absolute  $V_{MAX}$  for receiver pin -  $V_{ICM}$ ).

<sup>&</sup>lt;sup>(147)</sup> The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

<sup>&</sup>lt;sup>(148)</sup> Minimum eye opening of 85 mV is only for the unstressed input eye condition.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Max	Onic
	DC gain setting = 0	—	0	_	_	0	—	dB
	DC gain setting = 1		2	_		2	_	dB
Programmable DC gain	DC gain setting = 2		4			4		dB
	DC gain setting = 3		6			6	_	dB
	DC gain setting = 4	_	8			8		dB

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

## Transmitter

### Table 2-25: Transmitter Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Мах	Offic
Supported I/O Standards	1.4-V and 1.5-V PCML							
Data rate (Standard PCS)	—	600	_	9900	600		8800	Mbps
Data rate (10G PCS)	_	600	_	12500	600	_	10312.5	Mbps



#### 2-32 Standard PCS Data Rate

Clock Notwork	ATX PLL				CMU PLL (161)		fPLL			
Clock Network	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	
xN (PCIe)	_	8.0	8	_	5.0	8	_	_	_	
	8.0	8.0	Up to 13 channels above and below PLL			Up to 13	3.125	3.125	Up to 13 channels	
xN (Native PHY IP)		8.01 to 9.8304	Up to 7 channels above and below PLL	7.99	7.99	channels above and below PLL			above and below PLL	

## Standard PCS Data Rate

## Table 2-30: Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices

The maximum data rate is also constrained by the transceiver speed grade. Refer to the "Commercial and Industrial Speed Grade Offering for Arria V GZ Devices" table for the transceiver speed grade.

Mode <sup>(164)</sup>	Transceiver Speed Grade	PMA Width	20	20	16	16	10	10	8	8
		PCS/Core Width	40	20	32	16	20	10	16	8
FIFO	2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76
	3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44

<sup>(161)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>(164)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



Symbol	Parameter	Min	Тур	Max	Unit
k <sub>VALUE</sub>	Numerator of Fraction	128	8388608	2147483648	—
f <sub>RES</sub>	Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ )	390625	5.96	0.023	Hz

#### **Related Information**

- Duty Cycle Distortion (DCD) Specifications on page 2-56
- DLL Range Specifications on page 2-53

## **DSP Block Specifications**

## Table 2-35: DSP Block Performance Specifications for Arria V GZ Devices

Mada	Performar	nce		Unit	
Mode	C3, I3L	C4	14	Onit	
Modes using One DSP Block					
Three 9 × 9	480	42	20	MHz	
One 18 × 18	480	420	400	MHz	
Two partial $18 \times 18$ (or $16 \times 16$ )	480	420	400	MHz	
One 27 × 27	400	35	MHz		
One 36 × 18	400	35	MHz		
One sum of two $18 \times 18$ (One sum of two $16 \times 16$ )	400	35	MHz		
One sum of square	400	350		MHz	
One $18 \times 18$ plus $36 (a \times b) + c$	400	35	MHz		
Modes using Two DSP Blocks					
Three 18 × 18	400	350		MHz	
One sum of four $18 \times 18$	380	30	MHz		



Memory	Modo	Resou	rces Used	Performance				Unit
	moue	ALUTs	Memory	С3	C4	I3L	14	Onic
	Single-port, all supported widths	0	1	650	550	500	450	MHz
	Simple dual-port, all supported widths	0	1	650	550	500	450	MHz
M20K Block	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	0	1	455	400	455	400	MHz
	Simple dual-port with ECC enabled, $512 \times 32$	0	1	400	350	400	350	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	0	1	500	450	500	450	MHz
	True dual port, all supported widths	0	1	650	550	500	450	MHz
	ROM, all supported widths	0	1	650	550	500	450	MHz

# **Temperature Sensing Diode Specifications**

## Table 2-37: Internal Temperature Sensing Diode Specification

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40°C to 100°C	±8°C	No	1 MHz, 500 kHz	< 100 ms	8 bits	8 bits

## Table 2-38: External Temperature Sensing Diode Specifications for Arria V GZ Devices

Description	Min	Тур	Мах	Unit
I <sub>bias</sub> , diode source current	8		200	μΑ
V <sub>bias,</sub> voltage across diode	0.3		0.9	V
Series resistance		_	< 1	Ω



Symbol	Conditions	C3, I3L C4, I4			Linit				
Symbol	Conditions	Min	Тур	Мах	Min	Тур	Max	One	
t <sub>x Jitter</sub> - True Differential I/O	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	—		160		—	160	ps	
Standards	Total Jitter for Data Rate < 600 Mbps	—		0.1		_	0.1	UI	
t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	—		300		—	325	ps	
External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	—		0.2		—	0.25	UI	
t <sub>DUTY</sub>	Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	%	
	True Differential I/O Standards	_		200		—	200	ps	
t <sub>RISE</sub> & t <sub>FALL</sub>	Emulated Differential I/O Standards with three external output resistor networks			250		_	300	ps	
	True Differential I/O Standards			150		—	150	ps	
TCCS	Emulated Differential I/O Standards	_	_	300		_	300	ps	

## **Receiver High-Speed I/O Specifications**

## Table 2-41: Receiver High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



# **Passive Serial Configuration Timing**

### Figure 2-10: PS Configuration Timing Waveform

Timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.



#### Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF\_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the Device and Pins Option.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

