
Intel - 5AGXFA7H4F35C4N Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	11460
Number of Logic Elements/Cells	242000
Total RAM Bits	15470592
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfa7h4f35c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 1-1: Equation for OCT Variation Without Recalibration

$$R_{OCT} = R_{SCAL} \left(1 + \left(\frac{dR}{dT} \times \Delta T \right) \pm \left(\frac{dR}{dV} \times \Delta V \right) \right)$$

The definitions for the equation are as follows:

- The R_{OCT} value calculated shows the range of OCT resistance with the variation of temperature and V_{CCIO}.
- R_{SCAL} is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.
- ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- dR/dT is the percentage change of R_{SCAL} with temperature.
- dR/dV is the percentage change of R_{SCAL} with voltage.

OCT Variation after Power-Up Calibration

Table 1-10: OCT Variation after Power-Up Calibration for Arria V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0°C to 85°C.

Symbol	Description	V _{CCIO} (V)	Value	Unit
		3.0	0.100	
		2.5	0.100	
	OCT variation with voltage without recalibration	1.8	0.100	
dR/dV		1.5	0.100	%/mV
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	



Symbol	Description	Maximum	Unit
I _{XCVR-RX (DC)}	DC current per transceiver receiver (RX) pin	50	mA

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

Symbol	Description	Condition (V) ⁽¹¹⁾	Value ⁽¹²⁾	Unit
		$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ
		$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
		$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ
R _{PU}		$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ
Кру	programmable pull-up resistor option.	$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.35 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.2 \pm 5\%$	25	kΩ

Related Information

Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.



⁽¹⁰⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $^{^{(11)}}$ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.

⁽¹²⁾ Valid with $\pm 10\%$ tolerances to cover changes over PVT.

Table 1-38: Memory Block Performance Specifications for Arria V Devices

Momony	Memory Mode -		Resources Used		Performance	Unit	
Memory	Mode	ALUTs	Memory	-I3, -C4	–I5, –C5	-C6	Onit
	Single port, all supported widths	0	1	500	450	400	MHz
	Simple dual-port, all supported widths	0	1	500	450	400	MHz
MLAB	Simple dual-port with read and write at the same address	0	1	400	350	300	MHz
	ROM, all supported width			500	450	400	MHz
	Single-port, all supported widths	0	1	400	350	285	MHz
	Simple dual-port, all supported widths	0	1	400	350	285	MHz
M10K Block	Simple dual-port with the read-during- write option set to Old Data , all supported widths	0	1	315	275	240	MHz
	True dual port, all supported widths	0	1	400	350	285	MHz
	ROM, all supported widths	0	1	400	350	285	MHz

Internal Temperature Sensing Diode Specifications

Table 1-39: Internal Temperature Sensing Diode Specifications for Arria V Devices

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40 to 100°C	±8°C	No	1 MHz	< 100 ms	8 bits	8 bits

Periphery Performance

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



Symbol	Condition		-I3, -C4		–I5, –C5		-C6			Unit	
Symbol	Condition	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Unit
t _{x Jitter} -Emulated Differential I/O Standards with Three	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps	_	-	260		_	300	_	_	350	ps
External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	—	_	0.16		_	0.18	_		0.21	UI
t _{x Jitter} -Emulated Differential I/O Standards with One External Output Resistor Network	_			0.15			0.15			0.15	UI
t _{DUTY}	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	True Differential I/O Standards ⁽⁸²⁾	_	_	160			180	_		200	ps
t _{RISE} and t _{FALL}	Emulated Differential I/O Standards with Three External Output Resistor Network	_		250			250			300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network			500		_	500			500	ps



 $^{^{(82)}\,}$ This applies to default pre-emphasis and V_{OD} settings only.

After the Boot ROM code exits and control is passed to the preloader, software can adjust the value of drvsel and smplsel via the system manager. drvsel can be set from 1 to 7 and smplsel can be set from 0 to 7. While the preloader is executing, the values for SDMMC_CLK and SDMMC_CLK_OUT increase to a maximum of 200 MHz and 50 MHz respectively.

The SD/MMC interface calibration support will be available in a future release of the preloader through the SoC EDS software update.


Symbol	Description	Min	Мах	Unit
	SDMMC_CLK clock period (Identification mode)	20	_	ns
T _{sdmmc_clk} (internal reference clock)	SDMMC_CLK clock period (Default speed mode)	5	_	ns
	SDMMC_CLK clock period (High speed mode)	5	_	ns
	SDMMC_CLK_OUT clock period (Identification mode)	2500	_	ns
T _{sdmmc_clk_out} (interface output clock)	SDMMC_CLK_OUT clock period (Default speed mode)	40	_	ns
	SDMMC_CLK_OUT clock period (High speed mode)	20	_	ns
T _{dutycycle}	SDMMC_CLK_OUT duty cycle	45	55	%
T _d	SDMMC_CMD/SDMMC_D output delay	$\frac{(T_{sdmmc_clk} \times drvsel)/2}{-1.23}$	$\begin{array}{c} (\mathrm{T}_{sdmmc_clk} \times \texttt{drvsel})/2 \\ + 1.69^{\ (87)} \end{array}$	ns
T _{su}	Input setup time	$1.05 - (T_{sdmmc_clk} \times smplsel)/2^{(88)}$		ns
T _h	Input hold time	$\frac{(T_{sdmmc_clk} \times \texttt{smplsel})}{2^{(88)}}$	—	ns



⁽⁸⁷⁾ drvsel is the drive clock phase shift select value.

⁽⁸⁸⁾ smplsel is the sample clock phase shift select value.

Figure 1-11: SD/MMC Timing Diagram



Related Information

Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

USB Timing Characteristics


PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Мах	Unit
T _{clk}	USB CLK clock period	_	16.67	_	ns
T _d	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	—	11	ns
T _{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]		_		ns
T _h	T _h Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]		—		ns



Figure 1-15: MDIO Timing Diagram



I²C Timing Characteristics

Table 1-59: I²C Timing Requirements for Arria V Devices

Symbol	Symbol Description –		Standard Mode		Mode	Unit	
Symbol	Description	Min	Max	Min	Max	Onit	
T _{clk}	Serial clock (SCL) clock period	10	—	2.5	_	μs	
T _{clkhigh}	SCL high time	4.7	—	0.6		μs	
T _{clklow}	SCL low time	4	_	1.3		μs	
T _s	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1	—	μs	
T _h	Hold time for SCL to SDA data	0	3.45	0	0.9	μs	
T _d	SCL to SDA output data delay	—	0.2	_	0.2	μs	
T _{su_start}	Setup time for a repeated start condition	4.7	_	0.6	_	μs	
T _{hd_start}	Hold time for a repeated start condition	4	—	0.6	_	μs	
T _{su_stop}	Setup time for a stop condition	4	—	0.6	—	μs	



Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	A1	71,015,712	439,960
	A3	71,015,712	439,960
	A5	101,740,800	446,360
Arria V GX	A7	101,740,800	446,360
Allia V GA	B1	137,785,088	457,368
	B3	137,785,088	457,368
	B5	185,915,808	463,128
	B7	185,915,808	463,128
	C3	71,015,712	439,960
Arria V GT	C7	101,740,800	446,360
Allia v GI	D3	137,785,088	457,368
	D7	185,915,808	463,128
Arria V SX	B3	185,903,680	450,968
Allia v SA	B5	185,903,680	450,968
Arria V ST	D3	185,903,680	450,968
7111a V 51	D5	185,903,680	450,968

Minimum Configuration Time Estimation

Table 1-73: Minimum Configuration Time Estimation for Arria V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.




1-88 Glossary			AV-5100 2017.02.1
Symbol	Parameter	Typical	Unit
		0 (default)	ps
D	Rising and/or falling edge delay	50	ps
D _{OUTBUF}		100	ps
		150	ps

Glossary

Table 1-78: Glossary

Term	Definition
Differential I/O standards	Receiver Input Waveforms
	Single-Ended Waveform V_{ID} Positive Channel (p) = V_{IH} V_{CM} Negative Channel (n) = V_{IL} Ground Ground
	Differential Waveform V_{ID} V_{ID} V_{ID} v_{ID}







1-98 Document Revision History

Date	Version	Changes
July 2014	3.8	 Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. Updated V_{CC_HPS} specification in Table 5. Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21. Updated description in "HPS PLL Specifications" section. Updated VCO range maximum specification in Table 39. Updated T_h and T_h specifications in Table 45. Added T_h specification in Table 47 and Figure 13. Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. Removed "Remote update only in AS mode" specification in Table 58. Added DCLK device initialization clock source specification in Table 60. Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. Removed f_{MAX_RU_CLK} specification in Table 63.
February 2014	3.7	 Updated V_{CCRSTCLK_HPS} maximum specification in Table 1. Added V_{CC_AUX_SHARED} specification in Table 1.
December 2013	3.6	 Added "HPS PLL Specifications". Added Table 24, Table 39, and Table 40. Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59. Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19. Removed table: GPIO Pulse Width for Arria V Devices.



Date	Version	Changes
August 2013	3.5	Removed "Pending silicon characterization" note in Table 29.Updated Table 25.
August 2013	3.4	 Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 30, Table 31, Table 35, Table 36, Table 51, Table 53, Table 54, Table 55, Table 56, Table 57, Table 60, Table 62, and Table 64. Updated Table 1, Table 3, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, and Table 29.
June 2013	3.3	Updated Table 20, Table 21, Table 25, and Table 38.
May 2013	3.2	 Added Table 37. Updated Figure 8, Figure 9, Figure 20, Figure 22, and Figure 23. Updated Table 1, Table 5, Table 10, Table 13, Table 19, Table 20, Table 21, Table 23, Table 29, Table 39, Table 40, Table 46, Table 56, Table 57, Table 60, and Table 64. Updated industrial junction temperature range for -I3 speed grade in "PLL Specifications" section.
March 2013	3.1	 Added HPS reset information in the "HPS Specifications" section. Added Table 60. Updated Table 1, Table 3, Table 17, Table 20, Table 29, and Table 59. Updated Figure 21.



2-2 Absolute Maximum Ratings

Lower number refers to faster speed grade.

L = Low power devices.

Transceiver Speed Grade	Core Speed Grade						
Transceiver speeu Graue	C3	C4	I3L	14			
2	Yes	_	Yes	-			
3		Yes		Yes			

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Arria V GZ devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution: Conditions other than those listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 2-2: Absolute Maximum Ratings for Arria V GZ Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Power supply for core voltage and periphery circuitry	-0.5	1.35	V
V _{CCPT}	Power supply for programmable power technology	-0.5	1.8	V
V _{CCPGM}	Power supply for configuration pins	-0.5	3.9	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	-0.5	3.4	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.9	V
V _{CCPD}	I/O pre-driver power supply	-0.5	3.9	V
V _{CCIO}	I/O power supply	-0.5	3.9	V
V _{CCD_FPLL}	PLL digital power supply	-0.5	1.8	V
V _{CCA_FPLL}	PLL analog power supply	-0.5	3.4	V



Symbol	Description	Conditions	Resistance	Unit	
Symbol	Description	Conditions	C3, I3L	C4, I4	
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V_{CCIO} = 1.8 and 1.5 V	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	$V_{CCIO} = 1.2 V$	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V_{CCIO} = 1.8 and 1.5 V	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	$V_{CCIO} = 1.2 V$	±50	±50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	$V_{CCIO} = 2.5 V$	±25	±25	%

Figure 2-1: OCT Variation Without Re-Calibration for Arria V GZ Devices

$$\mathbf{R}_{\text{OCT}} = \mathbf{R}_{\text{SCAL}} \left(1 + \left(\frac{dR}{dT} \times \bigtriangleup T \right) \pm \left(\frac{dR}{dV} \times \bigtriangleup V \right) \right)$$

Notes:

1. The R_{oct} value shows the range of OCT resistance with the variation of temperature and V_{ccio} . 2. R_{scAL} is the OCT resistance value at power-up. 3. ΔT is the variation of temperature with respect to the temperature at power-up. 4. ΔV is the variation of voltage with respect to the V_{ccio} at power-up. 5. dR/dT is the percentage change of R_{scAL} with temperature. 6. dR/dV is the percentage change of R_{scAL} with voltage

6. dR/dV is the percentage change of R_{SCAL} with voltage.

Table 2-12: OCT Variation after Power-Up Calibration for Arria V GZ Devices

Valid for a V_{CCIO} range of \pm 5% and a temperature range of 0° to 85°C.





I/O Standard Specifications

The V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL} , respectively.

Table 2-16: Single-Ended I/O Standards for Arria V GZ Devices

I/O Standard		V _{CCIO} (V)		VII	_ (V)	V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	l _{OL} (mA)	l _{OH} (mA)
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	10L (IIIA)	10H (1117)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} – 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{ m CCIO}$	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{ m CCIO}$	0.65 × V _{CCIO}	V _{CCIO} + 0.3	$0.25 imes V_{ m CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{ m CCIO}$	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	$0.75 \times V_{CCIO}$	2	-2

Table 2-17: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria V GZ Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)		
I/O Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5 imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	$0.49 \times V_{\rm CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$	



Memory	Mode	Resou	rces Used		Unit			
метногу	imoue	ALUTs	Memory	C3	C4	I3L	14	
	Single-port, all supported widths	0	1	650	550	500	450	MHz
	Simple dual-port, all supported widths	0	1	650	550	500	450	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	455	400	455	400	MHz
M20K Block	Simple dual-port with ECC enabled, 512×32	0	1	400	350	400	350	MHz
DIOCK	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	0	1	500	450	500	450	MHz
	True dual port, all supported widths	0	1	650	550	500	450	MHz
	ROM, all supported widths	0	1	650	550	500	450	MHz

Temperature Sensing Diode Specifications

Table 2-37: Internal Temperature Sensing Diode Specification

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40°C to 100°C	±8°C	No	1 MHz, 500 kHz	< 100 ms	8 bits	8 bits

Table 2-38: External Temperature Sensing Diode Specifications for Arria V GZ Devices

Description	Min	Тур	Max	Unit
I _{bias} , diode source current	8	—	200	μΑ
V _{bias,} voltage across diode	0.3	_	0.9	V
Series resistance	_		< 1	Ω




OCT Calibration Block Specifications

Table 2-51: OCT Calibration Block Specifications for Arria V GZ Devices


Symbol	Description	Min	Тур	Мах	Unit
OCTUSRCLK	Clock required by the OCT calibration blocks	_		20	MHz
T _{OCTCAL}	Number of OCTUSRCLK clock cycles required for OCT R _S /R _T calibration	_	1000		Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for the OCT code to shift out	_	32		Cycles
T _{RS_RT}	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT R_S and R_T (See the figure below.)		2.5		ns

Figure 2-6: Timing Diagram for oe and dyn_term_ctrl Signals









Term	Definition		
t _C	High-speed receiver and transmitter input and output clock period.		
TCCS (channel-to- channel-skew)	The timing difference between the fastest and slowest output edges, including t _{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).		
t _{DUTY}	High-speed I/O block—Duty cycle on the high-speed transmitter output clock.		
t _{FALL}	Signal high-to-low transition time (80-20%)		
t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input.		
t _{OUTPJ_IO}	Period jitter on the general purpose I/O driven by a PLL.		
t _{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL.		
t _{RISE}	Signal low-to-high transition time (20-80%)		
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_C/w)$		
V _{CM(DC)}	DC common mode input voltage.		
V _{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.		
V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.		
V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.		
V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.		
V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.		
V _{IH(AC)}	High-level AC input voltage		
V _{IH(DC)}	High-level DC input voltage		
V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.		
V _{IL(AC)}	Low-level AC input voltage		
V _{IL(DC)}	Low-level DC input voltage		

Altera Corporation



Date	Version	Changes
July 2014	3.8	 Updated Table 21. Updated Table 22 V_{OCM} (DC Coupled) condition. Updated the DCLK note to Figure 6, Figure 7, and Figure 9. Added note to Table 5 and Table 6. Added the DCLK specification to Table 50. Added note to Table 51. Updated the list of parameters in Table 53.
February 2014	3.7	Updated Table 28.
December 2013	3.6	 Updated Table 2, Table 13, Table 18, Table 19, Table 22, Table 30, Table 33, Table 37, Table 38, Table 45, Table 46, Table 47, Table 56, Table 49. Updated "PLL Specifications".
August 2013	3.5	Updated Table 28.
August 2013	3.4	 Removed Preliminary tags for Table 2, Table 4, Table 5, Table 14, Table 27, Table 28, Table 29, Table 31, Table 32, Table 43, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, and Table 54. Updated Table 2 and Table 28.
June 2013	3.3	Updated Table 23, Table 28, Table 51, and Table 55.
May 2013	3.2	 Added Table 23. Updated Table 5, Table 22, Table 26, and Table 57. Updated Figure 6, Figure 7, Figure 8, and Figure 9.
March 2013	3.1	 Updated Table 2, Table 6, Table 7, Table 8, Table 19, Table 22, Table 26, Table 29, Table 52. Updated "Maximum Allowed Overshoot and Undershoot Voltage".
December 2012	3.0	Initial release.

