



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	11460
Number of Logic Elements/Cells	242000
Total RAM Bits	15470592
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.12V ~ 1.18V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/5agxfa7h4f35i3g">https://www.e-xfl.com/product-detail/intel/5agxfa7h4f35i3g</a>

## I/O Pin Leakage Current

**Table 1-6: I/O Pin Leakage Current for Arria V Devices**

Symbol	Description	Condition	Min	Typ	Max	Unit
$I_I$	Input pin	$V_I = 0\text{ V to }V_{CCIOMAX}$	-30	—	30	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIOMAX}$	-30	—	30	$\mu\text{A}$

## Bus Hold Specifications

**Table 1-7: Bus Hold Parameters for Arria V Devices**

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Parameter	Symbol	Condition	V <sub>CCIO</sub> (V)												Unit
			1.2		1.5		1.8		2.5		3.0		3.3		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max)	8	—	12	—	30	—	50	—	70	—	70	—	μA
Bus-hold, high, sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min)	−8	—	−12	—	−30	—	−50	—	−70	—	−70	—	μA
Bus-hold, low, overdrive current	I <sub>ODL</sub>	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	—	125	—	175	—	200	—	300	—	500	—	500	μA
Bus-hold, high, overdrive current	I <sub>ODH</sub>	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	—	−125	—	−175	—	−200	—	−300	—	−500	—	−500	μA

Symbol	Description	V <sub>CCIO</sub> (V)	Value	Unit
dR/dT	OCT variation with temperature without recalibration	3.0	0.189	%/ <sup>o</sup> C
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	

## Pin Capacitance

**Table 1-11: Pin Capacitance for Arria V Devices**

Symbol	Description	Maximum	Unit
C <sub>IOTB</sub>	Input capacitance on top/bottom I/O pins	6	pF
C <sub>IOLR</sub>	Input capacitance on left/right I/O pins	6	pF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output/feedback pins	6	pF
C <sub>IOVREF</sub>	Input capacitance on V <sub>REF</sub> pins	48	pF

## Hot Socketing

**Table 1-12: Hot Socketing Specifications for Arria V Devices**

Symbol	Description	Maximum	Unit
I <sub>IOPIN</sub> (DC)	DC current per I/O pin	300	μA
I <sub>IOPIN</sub> (AC)	AC current per I/O pin	8 <sup>(10)</sup>	mA
I <sub>XCVR-TX</sub> (DC)	DC current per transceiver transmitter (TX) pin	100	mA

## Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 1-16: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V Devices

I/O Standard	$V_{IL(DC)} (V)$		$V_{IH(DC)} (V)$		$V_{IL(AC)} (V)$	$V_{IH(AC)} (V)$	$V_{OL} (V)$	$V_{OH} (V)$	$I_{OL}^{(14)} (mA)$	$I_{OH}^{(14)} (mA)$
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.3$	$V_{REF} - 0.31$	$V_{REF} + 0.31$	$V_{TT} - 0.608$	$V_{TT} + 0.608$	8.1	-8.1
SSTL-2 Class II	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.3$	$V_{REF} - 0.31$	$V_{REF} + 0.31$	$V_{TT} - 0.81$	$V_{TT} + 0.81$	16.2	-16.2
SSTL-18 Class I	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	$V_{TT} - 0.603$	$V_{TT} + 0.603$	6.7	-6.7
SSTL-18 Class II	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	0.28	$V_{CCIO} - 0.28$	13.4	-13.4
SSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	—	$V_{REF} - 0.16$	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
SSTL-125	—	$V_{REF} - 0.85$	$V_{REF} + 0.85$	—	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8

<sup>(14)</sup> To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

Symbol/Description	Condition	Transceiver Speed Grade 3			Unit
		Min	Typ	Max	
$t_{LTD\_manual}^{(51)}$	—	4	—	—	$\mu s$
$t_{LTR\_LTD\_manual}^{(52)}$	—	15	—	—	$\mu s$
Programmable ppm detector <sup>(53)</sup>	—	$\pm 62.5, 100, 125, 200, 250, 300, 500, \text{ and } 1000$			ppm
Run length	—	—	—	200	UI
Programmable equalization AC and DC gain	AC gain setting = 0 to 3 <sup>(54)</sup> DC gain setting = 0 to 1	Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices and CTLE Response at Data Rates $\leq 3.25$ Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices diagrams.			

Table 1-29: Transmitter Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 3			Unit
		Min	Typ	Max	
Supported I/O standards	1.5 V PCML				
Data rate (6-Gbps transceiver)	—	611	—	6553.6	Mbps
Data rate (10-Gbps transceiver)	—	0.611	—	10.3125	Gbps
V <sub>OCM</sub> (AC coupled)	—	—	650	—	mV
V <sub>OCM</sub> (DC coupled)	≤ 3.2 Gbps <sup>(48)</sup>	670	700	730	mV

<sup>(51)</sup>  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the `rx_is_lockedto data` signal goes high when the CDR is functioning in the manual mode.

<sup>(52)</sup>  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the `rx_is_lockedto ref` signal goes high when the CDR is functioning in the manual mode.


<sup>(53)</sup> The rate match FIFO supports only up to  $\pm 300$  ppm.

<sup>(54)</sup> The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.

Symbol	Description	Min	Typ	Max	Unit
$T_{din\_end}$	Input data valid end	$(2 + R_{delay}) \times T_{qspi\_clk} - 1.21^{(85)}$	—	—	ns

Figure 1-8: Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



Related Information

[Quad SPI Flash Controller Chapter, Arria V Hard Processor System Technical Reference Manual](#)

Provides more information about Rdelay.

SPI Timing Characteristics


Table 1-52: SPI Master Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
$T_{clk}$	CLK clock period	16.67	—	ns
$T_{su}$	SPI Master-in slave-out (MISO) setup time	8.35 <sup>(86)</sup>	—	ns

<sup>(85)</sup>  $R_{delay}$  is set by programming the register `qspiregs.rddatacap`. For the SoC EDS software version 13.1 and later, Altera provides automatic Quad SPI calibration in the preloader. For more information about  $R_{delay}$ , refer to the Quad SPI Flash Controller chapter in the Arria V Hard Processor System Technical Reference Manual.

Figure 1-11: SD/MMC Timing Diagram

**Related Information**

**Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual**

Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

**USB Timing Characteristics**

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices

Symbol	Description	Min	Typ	Max	Unit
$T_{clk}$	USB CLK clock period	—	16.67	—	ns
$T_d$	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	—	11	ns
$T_{su}$	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	—	—	ns
$T_h$	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	—	—	ns

POR Delay	Minimum	Maximum	Unit
Standard	100	300	ms

**Related Information****MSEL Pin Settings**

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

## FPGA JTAG Configuration Timing

**Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices**

Symbol	Description	Min	Max	Unit
$t_{JCP}$	TCK clock period	30, 167 <sup>(92)</sup>	—	ns
$t_{JCH}$	TCK clock high time	14	—	ns
$t_{JCL}$	TCK clock low time	14	—	ns
$t_{JPSU}$ (TDI)	TDI JTAG port setup time	2	—	ns
$t_{JPSU}$ (TMS)	TMS JTAG port setup time	3	—	ns
$t_{JPH}$	JTAG port hold time	5	—	ns
$t_{JPCO}$	JTAG port clock to output	—	12 <sup>(93)</sup>	ns
$t_{JPZX}$	JTAG port high impedance to valid output	—	14 <sup>(93)</sup>	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	—	14 <sup>(93)</sup>	ns

<sup>(92)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

<sup>(93)</sup> A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.



## Initialization

**Table 1-71: Initialization Clock Source Option and the Maximum Frequency for Arria V Devices**

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	$T_{init}$
CLKUSR <sup>(107)</sup>	PS and FPP	125	
	AS	100	
DCLK	PS and FPP	125	

## Configuration Files

**Table 1-72: Uncompressed .rbf Sizes for Arria V Devices**

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus Prime software. However, for a specific version of the Quartus Prime software, any design targeted for the same device has the same uncompressed configuration file size.

The IOCSR raw binary file (.rbf) size is specifically for the Configuration via Protocol (CvP) feature.

<sup>(107)</sup> To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus Prime software from the **General** panel of the **Device and Pin Options** dialog box.

Variant	Member Code	Active Serial <sup>(108)</sup>			Fast Passive Parallel <sup>(109)</sup>		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Arria V GX	A1	4	100	178	16	125	36
	A3	4	100	178	16	125	36
	A5	4	100	255	16	125	51
	A7	4	100	255	16	125	51
	B1	4	100	344	16	125	69
	B3	4	100	344	16	125	69
	B5	4	100	465	16	125	93
	B7	4	100	465	16	125	93
Arria V GT	C3	4	100	178	16	125	36
	C7	4	100	255	16	125	51
	D3	4	100	344	16	125	69
	D7	4	100	465	16	125	93
Arria V SX	B3	4	100	465	16	125	93
	B5	4	100	465	16	125	93
Arria V ST	D3	4	100	465	16	125	93
	D5	4	100	465	16	125	93

**Related Information****Configuration Files** on page 1-83<sup>(108)</sup> DCLK frequency of 100 MHz using external CLKUSR.<sup>(109)</sup> Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Date	Version	Changes
December 2015	2015.12.16	<ul style="list-style-type: none"><li>Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices table.<ul style="list-style-type: none"><li>Updated <math>F_{clk}</math>, <math>T_{duty\ cycle}</math>, and <math>T_{dss\ first}</math> specifications.</li><li>Added <math>T_{qspi\_clk}</math>, <math>T_{din\_start}</math>, and <math>T_{din\_end}</math> specifications.</li><li>Removed <math>T_{din\ max}</math> specifications.</li></ul></li><li>Updated the minimum specification for <math>T_{clk}</math> to 16.67 ns and removed the maximum specification in SPI Master Timing Requirements for Arria V Devices table.</li><li>Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices table.<ul style="list-style-type: none"><li>Updated <math>T_{clk}</math> to <math>T_{sdmmc\_clk\_out}</math> symbol.</li><li>Updated <math>T_{sdmmc\_clk\_out}</math> and <math>T_d</math> specifications.</li><li>Added <math>T_{sdmmc\_clk}</math>, <math>T_{su}</math>, and <math>T_h</math> specifications.</li><li>Removed <math>T_{din\ max}</math> specifications.</li></ul></li><li>Updated the following diagrams:<ul style="list-style-type: none"><li>Quad SPI Flash Timing Diagram</li><li>SD/MMC Timing Diagram</li></ul></li><li>Updated configuration .rbf sizes for Arria V devices.</li><li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li></ul>

Date	Version	Changes
August 2013	3.5	<ul style="list-style-type: none"><li>Removed “Pending silicon characterization” note in Table 29.</li><li>Updated Table 25.</li></ul>
August 2013	3.4	<ul style="list-style-type: none"><li>Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 30, Table 31, Table 35, Table 36, Table 51, Table 53, Table 54, Table 55, Table 56, Table 57, Table 60, Table 62, and Table 64.</li><li>Updated Table 1, Table 3, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, and Table 29.</li></ul>
June 2013	3.3	Updated Table 20, Table 21, Table 25, and Table 38.
May 2013	3.2	<ul style="list-style-type: none"><li>Added Table 37.</li><li>Updated Figure 8, Figure 9, Figure 20, Figure 22, and Figure 23.</li><li>Updated Table 1, Table 5, Table 10, Table 13, Table 19, Table 20, Table 21, Table 23, Table 29, Table 39, Table 40, Table 46, Table 56, Table 57, Table 60, and Table 64.</li><li>Updated industrial junction temperature range for –I3 speed grade in “PLL Specifications” section.</li></ul>
March 2013	3.1	<ul style="list-style-type: none"><li>Added HPS reset information in the “HPS Specifications” section.</li><li>Added Table 60.</li><li>Updated Table 1, Table 3, Table 17, Table 20, Table 29, and Table 59.</li><li>Updated Figure 21.</li></ul>

Date	Version	Changes
November 2012	3.0	<ul style="list-style-type: none"> <li>Updated Table 2, Table 4, Table 9, Table 14, Table 16, Table 17, Table 20, Table 21, Table 25, Table 29, Table 36, Table 56, Table 57, and Table 60.</li> <li>Removed table: Transceiver Block Jitter Specifications for Arria V Devices.</li> <li>Added HPS information: <ul style="list-style-type: none"> <li>Added “HPS Specifications” section.</li> <li>Added Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, and Table 50.</li> <li>Added Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, Figure 16, Figure 17, Figure 18, and Figure 19.</li> <li>Updated Table 3 and Table 5.</li> </ul> </li> </ul>
October 2012	2.4	<ul style="list-style-type: none"> <li>Updated Arria V GX <math>V_{CCR\_GXBL/R}</math>, <math>V_{CCT\_GXBL/R}</math>, and <math>V_{CCL\_GXBL/R}</math> minimum and maximum values, and data rate in Table 4.</li> <li>Added receiver <math>V_{ICM}</math> (AC coupled) and <math>V_{ICM}</math> (DC coupled) values, and transmitter <math>V_{OCM}</math> (AC coupled) and <math>V_{OCM}</math> (DC coupled) values in Table 20 and Table 21.</li> </ul>
August 2012	2.3	Updated the SERDES factor condition in Table 30.
July 2012	2.2	<ul style="list-style-type: none"> <li>Updated the maximum voltage for <math>V_I</math> (DC input voltage) in Table 1.</li> <li>Updated Table 20 to include the Arria V GX -I3 speed grade.</li> <li>Updated the minimum value of the fixedclk clock frequency in Table 20 and Table 21.</li> <li>Updated the SERDES factor condition in Table 30.</li> <li>Updated Table 50 to include the IOE programmable delay settings for the Arria V GX -I3 speed grade.</li> </ul>
June 2012	2.1	Updated $V_{CCR\_GXBL/R}$ , $V_{CCT\_GXBL/R}$ , and $V_{CCL\_GXBL/R}$ values in Table 4.

Date	Version	Changes
June 2012	2.0	<ul style="list-style-type: none"><li>• Updated for the Quartus II software v12.0 release:</li><li>• Restructured document.</li><li>• Updated “Supply Current and Power Consumption” section.</li><li>• Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li><li>• Added Table 22, Table 23, and Table 33.</li><li>• Added Figure 1–1 and Figure 1–2.</li><li>• Added “Initialization” and “Configuration Files” sections.</li></ul>
February 2012	1.3	<ul style="list-style-type: none"><li>• Updated Table 2–1.</li><li>• Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li><li>• Updated <math>V_{CCP}</math> description.</li></ul>
December 2011	1.2	Updated Table 2–1 and Table 2–3.
November 2011	1.1	<ul style="list-style-type: none"><li>• Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li><li>• Added Table 2–5.</li><li>• Added Figure 2–4.</li></ul>
August 2011	1.0	Initial release.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
		Min	Typ	Max	Min	Typ	Max	
fixedclk clock frequency	PCIe Receiver Detect	—	100 or 125	—	—	100 or 125	—	MHz
Reconfiguration clock (mgmt_clk_clk) frequency	—	100	—	125	100	—	125	MHz

**Related Information**[Arria V Device Overview](#)

For more information about device ordering codes.

**Receiver****Table 2-24: Receiver Specifications for Arria V GZ Devices**

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
		Min	Typ	Max	Min	Typ	Max	
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (Standard PCS) <sup>(143)</sup> , <sup>(144)</sup>	—	600	—	9900	600	—	8800	Mbps
Data rate (10G PCS) <sup>(143)</sup> , <sup>(144)</sup>	—	600	—	12500	600	—	10312.5	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(145)</sup>	—	—	—	1.2	—	—	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	—	−0.4	—	—	−0.4	—	—	V

<sup>(143)</sup> The line data rate may be limited by PCS-FPGA interface speed grade.

<sup>(144)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

<sup>(145)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

Clock Network	ATX PLL			CMU PLL <sup>(161)</sup>			fPLL		
	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
xN (PCIe)	—	8.0	8	—	5.0	8	—	—	—
xN (Native PHY IP)	8.0	8.0	Up to 13 channels above and below PLL	7.99	7.99	Up to 13 channels above and below PLL	3.125	3.125	Up to 13 channels above and below PLL
	—	8.01 to 9.8304	Up to 7 channels above and below PLL						

## Standard PCS Data Rate

**Table 2-30: Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices**

The maximum data rate is also constrained by the transceiver speed grade. Refer to the “Commercial and Industrial Speed Grade Offering for Arria V GZ Devices” table for the transceiver speed grade.

Mode <sup>(164)</sup>	Transceiver Speed Grade	PMA Width	20	20	16	16	10	10	8	8
		PCS/Core Width	40	20	32	16	20	10	16	8
FIFO	2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76
	3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44

<sup>(161)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>(164)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



Symbol	Conditions	C3, I3L			C4, I4			Unit
		Min	Typ	Max	Min	Typ	Max	
$f_{\text{HCLK\_in}}$ (input clock frequency) True Differential I/O Standards <sup>(179)</sup>	Clock boost factor $W = 1$ to $40$ <sup>(180)</sup>	5	—	625	5	—	525	MHz
$f_{\text{HCLK\_in}}$ (input clock frequency) Single Ended I/O Standards	Clock boost factor $W = 1$ to $40$ <sup>(180)</sup>	5	—	625	5	—	525	MHz
$f_{\text{HCLK\_in}}$ (input clock frequency) Single Ended I/O Standards	Clock boost factor $W = 1$ to $40$ <sup>(180)</sup>	5	—	420	5	—	420	MHz
$f_{\text{HCLK\_OUT}}$ (output clock frequency)	—	5	—	625 <sup>(181)</sup>	5	—	525 <sup>(181)</sup>	MHz

### Transmitter High-Speed I/O Specifications

**Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices**

When  $J = 3$  to  $10$ , use the serializer/deserializer (SERDES) block.

When  $J = 1$  or  $2$ , bypass the SERDES block.

<sup>(179)</sup> This only applies to DPA and soft-CDR modes.

<sup>(180)</sup> Clock Boost Factor ( $W$ ) is the ratio between the input data rate to the input clock rate.

<sup>(181)</sup> This is achieved by using the LVDS clock network.

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(201)</sup>	Maximum
Parallel Rapid I/O	00001111	2	128	640 data transitions
	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
	01010101	8	32	640 data transitions

### Soft CDR Mode High-Speed I/O Specifications

**Table 2-44: High-Speed I/O Specifications for Arria V GZ Devices**

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

Symbol	Conditions	C3, I3L			C4, I4			Unit
		Min	Typ	Max	Min	Typ	Max	
Soft-CDR ppm tolerance	—	—	—	300	—	—	300	± ppm


<sup>(201)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

OCT Calibration Block Specifications

Table 2-51: OCT Calibration Block Specifications for Arria V GZ Devices

Symbol	Description	Min	Typ	Max	Unit
OCTUSRCLK	Clock required by the OCT calibration blocks	—	—	20	MHz
T <sub>OCTCAL</sub>	Number of OCTUSRCLK clock cycles required for OCT R <sub>S</sub> /R <sub>T</sub> calibration	—	1000	—	Cycles
T <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for the OCT code to shift out	—	32	—	Cycles
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT R <sub>S</sub> and R <sub>T</sub> (See the figure below.)	—	2.5	—	ns

Figure 2-6: Timing Diagram for oe and dyn\_term\_ctrl Signals



**Related Information**

- [Configuration, Design Security, and Remote System Upgrades in Arria V Devices](#)  
For more information about the reconfiguration input for the ALTREMOTE\_UPDATE IP core, refer to the “User Watchdog Timer” section.
- [Configuration, Design Security, and Remote System Upgrades in Arria V Devices](#)  
For more information about the `reset_timer` input for the ALTREMOTE\_UPDATE IP core, refer to the “Remote System Upgrade State Machine” section.

## User Watchdog Internal Oscillator Frequency Specification

**Table 2-65: User Watchdog Internal Oscillator Frequency Specifications**

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



**Related Information**

[Arria V Devices Documentation page](#)

For the Excel-based I/O Timing spreadsheet

<sup>(226)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the “Remote System Upgrade State Machine” section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

<sup>(227)</sup> This is equivalent to strobing the `reset_timer` input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the “User Watchdog Timer” section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

Term	Definition
JTAG Timing Specifications	<p>JTAG Timing Specifications:</p> 
PLL Specifications	<p>Diagram of PLL Specifications</p>  <p><b>Key</b></p> <ul style="list-style-type: none"><li>Reconfigurable in User Mode</li></ul> <p><b>Note:</b> 1. Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p>