



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	14151
Number of Logic Elements/Cells	300000
Total RAM Bits	17358848
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.12V ~ 1.18V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/5agxfb1h4f35i3g">https://www.e-xfl.com/product-detail/intel/5agxfb1h4f35i3g</a>

Operating Conditions .....	2-1
Switching Characteristics .....	2-21
Transceiver Performance Specifications .....	2-21
Core Performance Specifications .....	2-37
Periphery Performance .....	2-44
Configuration Specification .....	2-56
POR Specifications .....	2-56
JTAG Configuration Specifications .....	2-57
Fast Passive Parallel (FPP) Configuration Timing .....	2-57
Active Serial Configuration Timing .....	2-65
Passive Serial Configuration Timing .....	2-67
Initialization .....	2-69
Configuration Files .....	2-69
Remote System Upgrades Circuitry Timing Specification .....	2-70
User Watchdog Internal Oscillator Frequency Specification .....	2-71
I/O Timing .....	2-71
Programmable IOE Delay .....	2-72
Programmable Output Buffer Delay .....	2-72
Glossary .....	2-73
Document Revision History .....	2-78

Parameter	Symbol	Condition	V <sub>CCIO</sub> (V)												Unit
			1.2		1.5		1.8		2.5		3.0		3.3		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold trip point	V <sub>TRIP</sub>	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

### OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

**Table 1-8: OCT Calibration Accuracy Specifications for Arria V Devices**

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Calibration Accuracy			Unit
			-I3, -C4	-I5, -C5	-C6	
25- $\Omega$ $R_S$	Internal series termination with calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
50- $\Omega$ $R_S$	Internal series termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ $R_S$	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ setting)	$V_{CCIO} = 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
50- $\Omega$ $R_T$	Internal parallel termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 2.5, 1.8, 1.5, 1.2$	-10 to +40	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ $R_T$	Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25$	-10 to +40	-10 to +40	-10 to +40	%

**Figure 1-1: Equation for OCT Variation Without Recalibration**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

The definitions for the equation are as follows:

- The  $R_{OCT}$  value calculated shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- $R_{SCAL}$  is the OCT resistance value at power-up.
- $\Delta T$  is the variation of temperature with respect to the temperature at power up.
- $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power up.
- $dR/dT$  is the percentage change of  $R_{SCAL}$  with temperature.
- $dR/dV$  is the percentage change of  $R_{SCAL}$  with voltage.

### OCT Variation after Power-Up Calibration

**Table 1-10: OCT Variation after Power-Up Calibration for Arria V Devices**

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a  $V_{CCIO}$  range of  $\pm 5\%$  and a temperature range of  $0^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

Symbol	Description	$V_{CCIO}$ (V)	Value	Unit
dR/dV	OCT variation with voltage without recalibration	3.0	0.100	%/mV
		2.5	0.100	
		1.8	0.100	
		1.5	0.100	
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	

## Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 1-16: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V Devices

I/O Standard	$V_{IL(DC)} (V)$		$V_{IH(DC)} (V)$		$V_{IL(AC)} (V)$	$V_{IH(AC)} (V)$	$V_{OL} (V)$	$V_{OH} (V)$	$I_{OL}^{(14)} (mA)$	$I_{OH}^{(14)} (mA)$
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.3$	$V_{REF} - 0.31$	$V_{REF} + 0.31$	$V_{TT} - 0.608$	$V_{TT} + 0.608$	8.1	-8.1
SSTL-2 Class II	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.3$	$V_{REF} - 0.31$	$V_{REF} + 0.31$	$V_{TT} - 0.81$	$V_{TT} + 0.81$	16.2	-16.2
SSTL-18 Class I	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	$V_{TT} - 0.603$	$V_{TT} + 0.603$	6.7	-6.7
SSTL-18 Class II	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	0.28	$V_{CCIO} - 0.28$	13.4	-13.4
SSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	—	$V_{REF} - 0.16$	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
SSTL-125	—	$V_{REF} - 0.85$	$V_{REF} + 0.85$	—	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8

<sup>(14)</sup> To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

- [Transceiver Specifications for Arria V GT and ST Devices](#) on page 1-29  
Provides the specifications for transmitter, receiver, and reference clock I/O pin.

## Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks.

### Transceiver Performance Specifications

#### Transceiver Specifications for Arria V GX and SX Devices

Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transceiver Speed Grade 4			Transceiver Speed Grade 6			Unit
		Min	Typ	Max	Min	Typ	Max	
Supported I/O standards	1.2 V PCML, 1.4 V PCML,1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(23)</sup> , HCSL, and LVDS							
Input frequency from REFCLK input pins	—	27	—	710	27	—	710	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(24)</sup>	—	—	400	—	—	400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(24)</sup>	—	—	400	—	—	400	ps
Duty cycle	—	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	300 <sup>(25)</sup> /2000	200	—	300 <sup>(25)</sup> /2000	mV

<sup>(23)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

<sup>(24)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.

<sup>(25)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Symbol/Description	Condition	Transceiver Speed Grade 3			Unit
		Min	Typ	Max	
Data rate (10-Gbps transceiver) <sup>(44)</sup>	—	0.611	—	10.3125	Gbps
Absolute $V_{MAX}$ for a receiver pin <sup>(45)</sup>	—	—	—	1.2	V
Absolute $V_{MIN}$ for a receiver pin	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	—	—	—	1.6	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration	—	—	—	2.2	V
Minimum differential eye opening at the receiver serial input pins <sup>(46)</sup>	—	100	—	—	mV
$V_{ICM}$ (AC coupled)	—	—	750 <sup>(47)</sup> /800	—	mV
$V_{ICM}$ (DC coupled)	$\leq 3.2\text{Gbps}$ <sup>(48)</sup>	670	700	730	mV
Differential on-chip termination resistors	85- $\Omega$ setting	85			$\Omega$
	100- $\Omega$ setting	100			$\Omega$
	120- $\Omega$ setting	120			$\Omega$
	150- $\Omega$ setting	150			$\Omega$
$t_{LTR}$ <sup>(49)</sup>	—	—	—	10	$\mu\text{s}$
$t_{LTD}$ <sup>(50)</sup>	—	4	—	—	$\mu\text{s}$

<sup>(45)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

<sup>(46)</sup> The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

<sup>(47)</sup> The AC coupled  $V_{ICM}$  is 750 mV for PCIe mode only.

<sup>(48)</sup> For standard protocol compliance, use AC coupling.

<sup>(49)</sup>  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

<sup>(50)</sup>  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the `rx_is_lockedto data` signal goes high.

Typical TX  $V_{OD}$  Setting for Arria V Transceiver Channels with termination of 100  $\Omega$ Table 1-32: Typical TX  $V_{OD}$  Setting for Arria V Transceiver Channels with termination of 100  $\Omega$ 

Symbol	$V_{OD}$ Setting <sup>(58)</sup>	$V_{OD}$ Value (mV)	$V_{OD}$ Setting <sup>(58)</sup>	$V_{OD}$ Value (mV)
$V_{OD}$ differential peak-to-peak typical	6 <sup>(59)</sup>	120	34	680
	7 <sup>(59)</sup>	140	35	700
	8 <sup>(59)</sup>	160	36	720
	9	180	37	740
	10	200	38	760
	11	220	39	780
	12	240	40	800
	13	260	41	820
	14	280	42	840
	15	300	43	860
	16	320	44	880
	17	340	45	900
	18	360	46	920
	19	380	47	940
	20	400	48	960
	21	420	49	980
	22	440	50	1000
	23	460	51	1020
	24	480	52	1040

<sup>(58)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.<sup>(59)</sup> Only valid for data rates  $\leq 5$  Gbps.



Quartus Prime 1st Post Tap Pre-Emphasis Setting	Quartus Prime V <sub>OD</sub> Setting							Unit
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
16	—	—	9.56	7.73	6.49	—	—	dB
17	—	—	10.43	8.39	7.02	—	—	dB
18	—	—	11.23	9.03	7.52	—	—	dB
19	—	—	12.18	9.7	8.02	—	—	dB
20	—	—	13.17	10.34	8.59	—	—	dB
21	—	—	14.2	11.1	—	—	—	dB
22	—	—	15.38	11.87	—	—	—	dB
23	—	—	—	12.67	—	—	—	dB
24	—	—	—	13.48	—	—	—	dB
25	—	—	—	14.37	—	—	—	dB
26	—	—	—	—	—	—	—	dB
27	—	—	—	—	—	—	—	dB
28	—	—	—	—	—	—	—	dB
29	—	—	—	—	—	—	—	dB
30	—	—	—	—	—	—	—	dB
31	—	—	—	—	—	—	—	dB

**Related Information****[SPICE Models for Altera Devices](#)**

Provides the Arria V HSSI HSPICE models.

**Transceiver Compliance Specification**

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency	–3 speed grade	5	—	800 <sup>(61)</sup>	MHz
		–4 speed grade	5	—	800 <sup>(61)</sup>	MHz
		–5 speed grade	5	—	750 <sup>(61)</sup>	MHz
		–6 speed grade	5	—	625 <sup>(61)</sup>	MHz
$f_{INPFD}$	Integer input clock frequency to the phase frequency detector (PFD)	—	5	—	325	MHz
$f_{FINPFD}$	Fractional input clock frequency to the PFD	—	50	—	160	MHz
$f_{VCO}^{(62)}$	PLL voltage-controlled oscillator (VCO) operating range	–3 speed grade	600	—	1600	MHz
		–4 speed grade	600	—	1600	MHz
		–5 speed grade	600	—	1600	MHz
		–6 speed grade	600	—	1300	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	—	40	—	60	%
$f_{OUT}$	Output frequency for internal global or regional clock	–3 speed grade	—	—	500 <sup>(63)</sup>	MHz
		–4 speed grade	—	—	500 <sup>(63)</sup>	MHz
		–5 speed grade	—	—	500 <sup>(63)</sup>	MHz
		–6 speed grade	—	—	400 <sup>(63)</sup>	MHz

<sup>(61)</sup> This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

<sup>(62)</sup> The VCO frequency reported by the Quartus Prime software takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

<sup>(63)</sup> This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.

## High-Speed I/O Specifications

Table 1-40: High-Speed I/O Specifications for Arria V Devices

When  $J = 3$  to  $10$ , use the serializer/deserializer (SERDES) block. When  $J = 1$  or  $2$ , bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

The Arria V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

Symbol		Condition	-I3, -C4			-I5, -C5			-C6			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\text{HCLK\_in}}$ (input clock frequency) True Differential I/O Standards		Clock boost factor $W = 1$ to $40^{(72)}$	5	—	800	5	—	750	5	—	625	MHz
$f_{\text{HCLK\_in}}$ (input clock frequency) Single-Ended I/O Standards <sup>(73)</sup>		Clock boost factor $W = 1$ to $40^{(72)}$	5	—	625	5	—	625	5	—	500	MHz
$f_{\text{HCLK\_in}}$ (input clock frequency) Single-Ended I/O Standards <sup>(74)</sup>		Clock boost factor $W = 1$ to $40^{(72)}$	5	—	420	5	—	420	5	—	420	MHz
$f_{\text{HCLK\_OUT}}$ (output clock frequency)		—	5	—	$625^{(75)}$	5	—	$625^{(75)}$	5	—	$500^{(75)}$	MHz
Transmitter	True Differential I/O Standards - $f_{\text{HSDR}}$ (data rate)	SERDES factor $J = 3$ to $10^{(76)}$	<sup>(77)</sup>	—	1250	<sup>(77)</sup>	—	1250	<sup>(77)</sup>	—	1050	Mbps

<sup>(72)</sup> Clock boost factor ( $W$ ) is the ratio between the input data rate and the input clock rate.

<sup>(73)</sup> This applies to DPA and soft-CDR modes only.


<sup>(74)</sup> This applies to non-DPA mode only.

<sup>(75)</sup> This is achieved by using the LVDS clock network.

<sup>(76)</sup> The  $F_{\text{max}}$  specification is based on the fast clock used for serial data. The interface  $F_{\text{max}}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(77)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

Figure 1-20: NAND Data Read Timing Diagram



## ARM Trace Timing Characteristics

Table 1-61: ARM Trace Timing Requirements for Arria V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Max	Unit
CLK clock period	12.5	—	ns
CLK maximum duty cycle	45	55	%
CLK to D0 –D7 output data delay	–1	1	ns

## UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

## GPIO Interface

The minimum detectable general-purpose I/O (GPIO) pulse width is 2  $\mu$ s. The pulse width is based on a debounce clock frequency of 1 MHz.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(94)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	—	1506 <sup>(95)</sup>	μs
t <sub>CF2CK</sub> <sup>(96)</sup>	nCONFIG high to first rising edge on DCLK	1506	—	μs
t <sub>ST2CK</sub> <sup>(96)</sup>	nSTATUS high to first rising edge of DCLK	2	—	μs
t <sub>DSU</sub>	DATA[ ] setup time before rising edge on DCLK	5.5	—	ns
t <sub>DH</sub>	DATA[ ] hold time after rising edge on DCLK	0	—	ns
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{\text{MAX}}$	—	s
t <sub>CL</sub>	DCLK low time	$0.45 \times 1/f_{\text{MAX}}$	—	s
t <sub>CLK</sub>	DCLK period	$1/f_{\text{MAX}}$	—	s
f <sub>MAX</sub>	DCLK frequency (FPP × 8/ × 16)	—	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(97)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4× maximum DCLK period	—	—
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (T <sub>init</sub> × CLKUSR period)	—	—
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576	—	Cycles

**Related Information****FPP Configuration Timing**

Provides the FPP configuration timing waveforms.

<sup>(94)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse width.

<sup>(95)</sup> You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

<sup>(96)</sup> If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.


<sup>(97)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
Arria V GX	A1	71,015,712	439,960
	A3	71,015,712	439,960
	A5	101,740,800	446,360
	A7	101,740,800	446,360
	B1	137,785,088	457,368
	B3	137,785,088	457,368
	B5	185,915,808	463,128
	B7	185,915,808	463,128
Arria V GT	C3	71,015,712	439,960
	C7	101,740,800	446,360
	D3	137,785,088	457,368
	D7	185,915,808	463,128
Arria V SX	B3	185,903,680	450,968
	B5	185,903,680	450,968
Arria V ST	D3	185,903,680	450,968
	D5	185,903,680	450,968

## Minimum Configuration Time Estimation

**Table 1-73: Minimum Configuration Time Estimation for Arria V Devices**

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.

Term	Definition
Single-ended voltage referenced I/O standard	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.</p> <p>Single-Ended Voltage Referenced I/O Standard</p> 
$t_C$	High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
$t_{DUTY}$	High-speed I/O block—Duty cycle on high-speed transmitter output clock.

Term	Definition
$t_{\text{FALL}}$	Signal high-to-low transition time (80–20%)
$t_{\text{INCCJ}}$	Cycle-to-cycle jitter tolerance on the PLL clock input
$t_{\text{OUTPJ\_IO}}$	Period jitter on the GPIO driven by a PLL
$t_{\text{OUTPJ\_DC}}$	Period jitter on the dedicated clock output driven by a PLL
$t_{\text{RISE}}$	Signal low-to-high transition time (20–80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1 / (\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w$ )
$V_{\text{CM(DC)}}$	DC common mode input voltage.
$V_{\text{ICM}}$	Input common mode voltage—The common mode of the differential signal at the receiver.
$V_{\text{ID}}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
$V_{\text{DIF(AC)}}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
$V_{\text{DIF(DC)}}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
$V_{\text{IH}}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
$V_{\text{IH(AC)}}$	High-level AC input voltage
$V_{\text{IH(DC)}}$	High-level DC input voltage
$V_{\text{IL}}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
$V_{\text{IL(AC)}}$	Low-level AC input voltage
$V_{\text{IL(DC)}}$	Low-level DC input voltage
$V_{\text{OCM}}$	Output common mode voltage—The common mode of the differential signal at the transmitter.
$V_{\text{OD}}$	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
$V_{\text{SWING}}$	Differential input voltage
$V_{\text{X}}$	Input differential cross point voltage



Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
		Min	Typ	Max	Min	Typ	Max	
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration <sup>(146)</sup>	$V_{CCR\_GXB} = 1.0\text{ V}$ ( $V_{ICM} = 0.75\text{ V}$ )	—	—	1.8	—	—	1.8	V
	$V_{CCR\_GXB} = 0.85\text{ V}$ ( $V_{ICM} = 0.6\text{ V}$ )	—	—	2.4	—	—	2.4	V
Minimum differential eye opening at receiver serial input pins <sup>(147)(148)</sup>	—	85	—	—	85	—	—	mV
Differential on-chip termination resistors	85- $\Omega$ setting	—	$85 \pm 30\%$	—	—	$85 \pm 30\%$	—	$\Omega$
	100- $\Omega$ setting	—	$100 \pm 30\%$	—	—	$100 \pm 30\%$	—	$\Omega$
	120- $\Omega$ setting	—	$120 \pm 30\%$	—	—	$120 \pm 30\%$	—	$\Omega$
	150- $\Omega$ setting	—	$150 \pm 30\%$	—	—	$150 \pm 30\%$	—	$\Omega$

<sup>(146)</sup> The maximum peak to peak differential input voltage  $V_{ID}$  after device configuration is equal to  $4 \times (\text{absolute } V_{MAX} \text{ for receiver pin} - V_{ICM})$ .

<sup>(147)</sup> The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

<sup>(148)</sup> Minimum eye opening of 85 mV is only for the unstressed input eye condition.

## CMU PLL

Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
		Min	Typ	Max	Min	Typ	Max	
Supported data range	—	600	—	12500	600	—	10312.5	Mbps
$t_{\text{pll\_powerdown}}$ <sup>(153)</sup>	—	1	—	—	1	—	—	μs
$t_{\text{pll\_lock}}$ <sup>(154)</sup>	—		—	10	—	—	10	μs

## Related Information

[Arria V Device Overview](#)

For more information about device ordering codes.

## ATX PLL

Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

<sup>(153)</sup>  $t_{\text{pll\_powerdown}}$  is the PLL powerdown minimum pulse width.

<sup>(154)</sup>  $t_{\text{pll\_lock}}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
		Min	Typ	Max	Min	Typ	Max	
Supported data range	—	600	—	3250/ 3125 <sup>(158)</sup>	600	—	3250/ 3125 <sup>(158)</sup>	Mbps
$t_{\text{pll\_powerdown}}$ <sup>(159)</sup>	—	1	—	—	1	—	—	μs
$t_{\text{pll\_lock}}$ <sup>(160)</sup>	—	—	—	10	—	—	10	μs

**Related Information**[Arria V Device Overview](#)

For more information about device ordering codes.

**Clock Network Data Rate****Table 2-29: Clock Network Maximum Data Rate Transmitter Specifications**

Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

Clock Network	ATX PLL			CMU PLL <sup>(161)</sup>			fPLL		
	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
x1 <sup>(162)</sup>	12.5	—	6	12.5	—	6	3.125	—	3
x6 <sup>(162)</sup>	—	12.5	6	—	12.5	6	—	3.125	6
x6 PLL Feedback <sup>(163)</sup>	—	12.5	Side-wide	—	12.5	Side-wide	—	—	—

<sup>(158)</sup> When you use fPLL as a TXPLL of the transceiver.

<sup>(159)</sup>  $t_{\text{pll\_powerdown}}$  is the PLL powerdown minimum pulse width.

<sup>(160)</sup>  $t_{\text{pll\_lock}}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

<sup>(161)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

<sup>(162)</sup> Channel span is within a transceiver bank.

<sup>(163)</sup> Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

## DLL Range Specifications

**Table 2-47: DLL Range Specifications for Arria V GZ Devices**

Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Parameter	C3, I3L	C4, I4	Unit
DLL operating frequency range	300 – 890	300 – 890	MHz

## DQS Logic Block Specifications

**Table 2-48: DQS Phase Offset Delay Per Setting for Arria V GZ Devices**

The typical value equals the average of the minimum and maximum values.

The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a –3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is  $[625 \text{ ps} + (10 \times 11 \text{ ps}) \pm 20 \text{ ps}] = 735 \text{ ps} \pm 20 \text{ ps}$ .

Speed Grade	Min	Max	Unit
C3, I3L	8	15	ps
C4, I4	8	16	ps

**Table 2-49: DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{\text{DQS\_PSERR}}$ ) for Arria V GZ Devices**

This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a –3 speed grade is  $\pm 84 \text{ ps}$  or  $\pm 42 \text{ ps}$ .

Number of DQS Delay Buffers	C3, I3L	C4, I4	Unit
1	30	32	ps
2	60	64	ps
3	90	96	ps

Table 2-60: PS Timing Parameters for Arria V GZ Devices

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	600	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	600	ns
$t_{CFG}$	nCONFIG low pulse width	2	—	$\mu$ s
$t_{STATUS}$	nSTATUS low pulse width	268	1,506 <sup>(217)</sup>	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	1,506 <sup>(218)</sup>	$\mu$ s
$t_{CF2CK}$ (219)	nCONFIG high to first rising edge on DCLK	1,506	—	$\mu$ s
$t_{ST2CK}$ <sup>(219)</sup>	nSTATUS high to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	DATA[] setup time before rising edge on DCLK	5.5	—	ns
$t_{DH}$	DATA[] hold time after rising edge on DCLK	0	—	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLK frequency	—	125	MHz
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(220)</sup>	175	437	$\mu$ s
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	$4 \times$ maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (8576 \times \text{CLKUSR period})$ <sup>(221)</sup>	—	—

<sup>(217)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

<sup>(218)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>(219)</sup> If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>(220)</sup> The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.