
# E·XFL

# Intel - 5AGXFB1H4F40C5N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	14151
Number of Logic Elements/Cells	300000
Total RAM Bits	17358848
Number of I/O	704
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1517-BBGA
Supplier Device Package	1517-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfb1h4f40c5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Transceiver Power Supply Operating Conditions**

Table 1-4: Transceiver Power Supply Operating Conditions for Arria V Device	es
---	----

Symbol	Description	Minimum <sup>(5)</sup>	Typical	Maximum <sup>(5)</sup>	Unit
V <sub>CCA_GXBL</sub>	Transceiver high voltage power (left side)	2.375	2.500	2.625	V
V <sub>CCA_GXBR</sub>	Transceiver high voltage power (right side)	2.373	2.300	2.025	v
V <sub>CCR_GXBL</sub>	GX and SX speed grades—receiver power (left side)	1.08/1.12	1.1/1.15 <sup>(6)</sup>	1.14/1.18	V
V <sub>CCR_GXBR</sub>	GX and SX speed grades—receiver power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V <sub>CCR_GXBL</sub>	GT and ST speed grades—receiver power (left side)	1.17	1.20	1.23	V
V <sub>CCR_GXBR</sub>	GT and ST speed grades—receiver power (right side)	1.17	1.20	1.23	v
V <sub>CCT_GXBL</sub>	GX and SX speed grades—transmitter power (left side)	1.08/1.12	1.1/1.15 <sup>(6)</sup>	1.14/1.18	V
V <sub>CCT_GXBR</sub>	GX and SX speed grades—transmitter power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V <sub>CCT_GXBL</sub>	GT and ST speed grades—transmitter power (left side)	1.17	1.20	1.23	V
V <sub>CCT_GXBR</sub>	GT and ST speed grades—transmitter power (right side)	1.17	1.20	1.23	v
V <sub>CCH_GXBL</sub>	Transmitter output buffer power (left side)	1.425	1.500	1.575	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power (right side)	1.423	1.300	1.373	v

<sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(6)</sup> For data rate <=3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.



Symbol	Description	Minimum <sup>(5)</sup>	Typical	Maximum <sup>(5)</sup>	Unit
V <sub>CCL_GXBL</sub>	GX and SX speed grades—clock network power (left side)	1.08/1.12	$1.1/1.15^{(6)}$	1.14/1.18	V
V <sub>CCL_GXBR</sub>	GX and SX speed grades—clock network power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V <sub>CCL_GXBL</sub>	GT and ST speed grades—clock network power (left side)	1.17	1.20	1.23	V
V <sub>CCL_GXBR</sub>	GT and ST speed grades—clock network power (right side)	1.17	1.20	1.23	v

#### **Related Information**

# Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the power supply connection for different data rates.

## **HPS Power Supply Operating Conditions**

## Table 1-5: HPS Power Supply Operating Conditions for Arria V SX and ST Devices

This table lists the steady-state voltage and current values expected from Arria V system-on-a-chip (SoC) devices with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Arria V Devices table for the steady-state voltage values expected from the FPGA portion of the Arria V SoC devices.

Symbol	Description	Condition	Minimum <sup>(7)</sup>	Typical	Maximum <sup>(7)</sup>	Unit
	HPS core	-C4, -I5, -C5, -C6	1.07	1.1	1.13	V
V <sub>CC_HPS</sub>	voltage and periphery circuitry power supply	-I3	1.12	1.15	1.18	V

<sup>&</sup>lt;sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



<sup>&</sup>lt;sup>(7)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

			V <sub>CCIO</sub> (V)												
Parameter	Symbol	Condition	1	.2	1	.5	1.	.8	2	.5	3	.0	3.	.3	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold trip point	V <sub>TRIP</sub>	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

## **OCT Calibration Accuracy Specifications**

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

## Table 1-8: OCT Calibration Accuracy Specifications for Arria V Devices

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Ca	Unit		
Symbol	Description		–I3, –C4	–I5, –C5	-C6	Ont
25-Ω R <sub>S</sub>	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
50-Ω R <sub>S</sub>	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%
48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ setting)	$V_{CCIO} = 1.2$	±15	±15	±15	%
50-Ω R <sub>T</sub>	Internal parallel termination with calibration ( $50-\Omega$ setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ ,60- $\Omega$ , and 120- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%



Symbol/Description	Condition	Trans	sceiver Speed Gr	ade 4	Transc	Unit		
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Spread-spectrum modulating clock frequency	PCI Express <sup>®</sup> (PCIe)	30		33	30	_	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	_		0 to -0.5%	—	
On-chip termination resistors	_	_	100		_	100	—	Ω
V <sub>ICM</sub> (AC coupled)		—	1.1/1.15 <sup>(26)</sup>		_	1.1/1.15 <sup>(26)</sup>	—	V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	mV
	10 Hz	—	_	-50	_	—	-50	dBc/Hz
	100 Hz	_	_	-80	_	—	-80	dBc/Hz
Transmitter REFCLK phase	1 KHz	—		-110	_	—	-110	dBc/Hz
noise <sup>(27)</sup>	10 KHz	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	—	_	-120	_	—	-120	dBc/Hz
	≥1 MHz			-130	_	_	-130	dBc/Hz
R <sub>REF</sub>	—	—	2000 ±1%		—	2000 ±1%	_	Ω




<sup>&</sup>lt;sup>(26)</sup> For data rate  $\leq$  3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate > 3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

<sup>&</sup>lt;sup>(27)</sup> The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER)  $10^{-12}$ .

Protocol	Sub-protocol	Data Rate (Mbps)
	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
Common Public Radio Interface (CPRI)	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII	4,915.2
	CPRI E60LVII	6,144
	CPRI E96LVIII <sup>(60)</sup>	9,830.4
Gbps Ethernet (GbE)	GbE 1250	1,250
	OBSAI 768	768
OBSAI	OBSAI 1536	1,536
OBSAI	OBSAI 3072	3,072
	OBSAI 6144	6,144
	SDI 270 SD	270
Serial digital interface (SDI)	SDI 1485 HD	1,485
	SDI 2970 3G	2,970



<sup>&</sup>lt;sup>(60)</sup> You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.



# **DLL Frequency Range Specifications**

# Table 1-43: DLL Frequency Range Specifications for Arria V Devices

Parameter	-I3, -C4	-I5, -C5	-C6	Unit
DLL operating frequency range	200 - 667	200 - 667	200 - 667	MHz

# DQS Logic Block Specifications

# Table 1-44: DQS Phase Shift Error Specifications for DLL-Delayed Clock (t<sub>DOS PSERR</sub>) for Arria V Devices

This error specification is the absolute maximum and minimum error.

Number of DQS Delay Buffer	-I3, -C4	–I5, –C5	-C6	Unit
2	40	80	80	ps



# **Memory Output Clock Jitter Specifications**

# Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter	Clock Network	Symbol	-I3,	-C4	–15,	-C5	-(	6	Unit
		Symbol	Min	Max	Min	Max	Min	Max	Onit
Clock period jitter	PHYCLK	t <sub>JIT(per)</sub>	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	t <sub>JIT(cc)</sub>	6	3	9	0	9	4	ps


# **OCT Calibration Block Specifications**

# Table 1-46: OCT Calibration Block Specifications for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks			20	MHz
T <sub>OCTCAL</sub>	Number of octus RCLK clock cycles required for $R_S$ OCT/ $R_T$ OCT calibration		1000		Cycles
T <sub>OCTSHIFT</sub>	Number of octusrclk clock cycles required for oct code to shift out		32		Cycles
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	_	2.5	_	ns



## Figure 1-7: Timing Diagram for oe and dyn\_term\_ctrl Signals



# **Duty Cycle Distortion (DCD) Specifications**

## Table 1-47: Worst-Case DCD on Arria V I/O Pins

The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Symbol	-I3, -C4		-C5, -I5		-(	26	Unit	
Symbol	Min	Мах	Min	Мах	Min	Мах	Onit	
Output Duty Cycle	45	55	45	55	45	55	%	


# **HPS Specifications**

This section provides HPS specifications and timing for Arria V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS\_nRST and HPS\_nPOR) are six clock cycles of HPS\_CLK1.



## Figure 1-9: SPI Master Timing Diagram




### Table 1-53: SPI Slave Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T <sub>clk</sub>	CLK clock period	20		ns
T <sub>s</sub>	MOSI Setup time	5		ns
T <sub>h</sub>	MOSI Hold time	5		ns
T <sub>suss</sub>	Setup time SPI_SS valid before first clock edge	8		ns
T <sub>hss</sub>	Hold time SPI_SS valid after last clock edge	8		ns
T <sub>d</sub>	MISO output delay		6	ns



# Figure 1-15: MDIO Timing Diagram



# I<sup>2</sup>C Timing Characteristics

# Table 1-59: I<sup>2</sup>C Timing Requirements for Arria V Devices

Symbol	Description -	Standar	d Mode	Fast	Mode	Unit	
Symbol	Description	Min	Max	Min	Max	Onic	
T <sub>clk</sub>	Serial clock (SCL) clock period	10	—	2.5	_	μs	
T <sub>clkhigh</sub>	SCL high time	4.7	—	0.6		μs	
T <sub>clklow</sub>	SCL low time	4	_	1.3		μs	
T <sub>s</sub>	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1	—	μs	
T <sub>h</sub>	Hold time for SCL to SDA data	0	3.45	0	0.9	μs	
T <sub>d</sub>	SCL to SDA output data delay	—	0.2	_	0.2	μs	
T <sub>su_start</sub>	Setup time for a repeated start condition	4.7	_	0.6	_	μs	
T <sub>hd_start</sub>	Hold time for a repeated start condition	4	—	0.6	_	μs	
T <sub>su_stop</sub>	Setup time for a stop condition	4	—	0.6	—	μs	



# **HPS JTAG Timing Specifications**

Symbol	Description	Min	Мах	Unit
t <sub>JCP</sub>	TCK clock period	30		ns
t <sub>JCH</sub>	TCK clock high time	14		ns
t <sub>JCL</sub>	TCK clock low time	14		ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2		ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3		ns
t <sub>JPH</sub>	JTAG port hold time	5		ns
t <sub>JPCO</sub>	JTAG port clock to output		12 <sup>(90)</sup>	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		14 <sup>(90)</sup>	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	_	14 <sup>(90)</sup>	ns

# Table 1-62: HPS JTAG Timing Parameters and Values for Arria V Devices

# **Configuration Specifications**

This section provides configuration specifications and timing for Arria V devices.

# **POR Specifications**


# Table 1-63: Fast and Standard POR Delay Specification for Arria V Devices

POR Delay	Minimum	Maximum	Unit	
Fast	4	12 <sup>(91)</sup>	ms	

<sup>(90)</sup> A 1-ns adder is required for each  $V_{CCIO\_HPS}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$ = 13 ns if  $V_{CCIO\_HPS}$  of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

<sup>(91)</sup> The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.







Term		Definition					
		Definition					
Single-ended voltage referenced I/O standard	values indicate the voltage levels a indicate the voltage levels at which receiver input has crossed the AC The new logic state is then mainta	It which the receiver must meet its h the final logic state of the receiver value, the receiver changes to the nined as long as the input stays beyo receiver timing in the presence of	ond the DC threshold. This approach				
			V <sub>CCI0</sub>				
	V <sub>0Н</sub>		V <sub>IH(AC)</sub>				
			VIH(DC)				
		V REF	/ V <sub>IL(DC)</sub>				
		/	/ V il(AC )				
	V <sub>0L</sub>						
			V <sub>SS</sub>				
t <sub>C</sub>	High-speed receiver/transmitter i	nput and output clock period.					
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).						
t <sub>DUTY</sub>	High-speed I/O block—Duty cycl	e on high-speed transmitter outpu	t clock.				



I/O Standard	V <sub>CCIO</sub> (V)		V <sub>DIF(DC)</sub> (V)			V <sub>X(AC)</sub> (V)		V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)		
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3		$0.5 \times V_{CCIO}$		$0.4 \times V_{\rm CCIO}$	0.5 × V <sub>CC</sub> IO	$0.6 \times V_{CCIO}$	0.3	V <sub>CCIO</sub> + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	$0.5 \times V_{\rm CCIO} - 0.12$	$0.5 \times V_{CCIO}$	$0.5 \times V_{CCIO} + 0.12$	$0.4 \times V_{\rm CCIO}$	0.5 × V <sub>CC</sub> IO	$0.6 \times V_{CCIO}$	0.44	0.44

# Table 2-21: Differential I/O Standard Specifications for Arria V GZ Devices

1/O Standard	I/O Standard		128)	V <sub>ID</sub> (mV) <sup>(129)</sup>			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(130)</sup>			V <sub>OCM</sub> (V) <sup>(130)</sup>		
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	PCML Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to the "Transceiver Performance Specifications" section.														
2.5 V LVDS 2.375 2.5 2.625	2 625	100	V <sub>CM</sub> =		0.05	D <sub>MAX</sub> ≤ 700 Mbps	1.8	0.247		0.6	1.125	1.25	1.375		
	100	1.25 V	_	1.05	D <sub>MAX</sub> > 700 Mbps	1.55	0.247	—	0.6	1.125	1.25	1.375			
BLVDS (132)	2.375	2.5	2.625	100											

<sup>&</sup>lt;sup>(128)</sup> Differential inputs are powered by VCCPD which requires 2.5 V.



<sup>&</sup>lt;sup>(129)</sup> The minimum VID value is applicable over the entire common mode range, VCM.

<sup>&</sup>lt;sup>(130)</sup> RL range:  $90 \le \text{RL} \le 110 \Omega$ .

<sup>&</sup>lt;sup>(131)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

 $<sup>^{(132)}</sup>$  There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. They depend on the system topology.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	- Unit			
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Мах		
	$V_{CCR\_GXB} = 0.85 V$ full bandwidth	_	600	_	_	600	_	mV	
V (AC and DC coupled)	$V_{CCR_{GXB}} = 0.85 V$ half bandwidth	_	600			600	_	mV	
$\rm V_{ICM}$ (AC and DC coupled)	$V_{CCR_{GXB}} = 1.0 V$ full bandwidth		700	_		700	_	mV	
	$V_{CCR_{GXB}} = 1.0 V$ half bandwidth		700	_		700	_	mV	
t <sub>LTR</sub> <sup>(149)</sup>	—	_	_	10	_	_	10	μs	
t <sub>LTD</sub> <sup>(150)</sup>	_	4			4	_		μs	
t <sub>LTD_manual</sub> <sup>(151)</sup>	—	4	_		4	_		μs	
t <sub>LTR_LTD_manual</sub> <sup>(152)</sup>	_	15			15	_		μs	
Programmable equalization (AC Gain)	Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz)			16		_	16	dB	

2-26

Receiver



 $<sup>^{(149)}</sup>$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $<sup>^{(150)}</sup>$  t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

<sup>(151)</sup>  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR\_LTD\_manual}}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.

t<sub>ARESET</sub>

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>OUT</sub> <sup>(169)</sup>	Output frequency for an internal global or regional clock (C3, I3L speed grade)	—	—	650	MHz
IOUT	Output frequency for an internal global or regional clock (C4, I4 speed grade)	—		580	MHz
C (169)	Output frequency for an external clock output (C3, I3L speed grade)	—	_	667	MHz
$f_{OUT\_EXT}^{(169)}$	Output frequency for an external clock output (C4, I4 speed grade)	_	_	533	MHz
toutduty	Duty cycle for a dedicated external clock output (when set to 50%)	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_		10	ns
f <sub>dyconfigclk</sub>	Dynamic configuration clock for mgmt_clk and scanclk	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays)	_	_	1	ms
	PLL closed-loop low bandwidth	_	0.3		MHz
$f_{CLBW}$	PLL closed-loop medium bandwidth	_	1.5		MHz
	PLL closed-loop high bandwidth (170)	_	4		MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	—	—	±50	ps

10

\_\_\_\_

\_

Minimum pulse width on the areset signal





ns

 $<sup>^{(169)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

<sup>&</sup>lt;sup>(170)</sup> High bandwidth PLL settings are not supported in external feedback mode.

#### 2-44 Periphery Performance

Description	Min	Тур	Max	Unit
Diode ideality factor	1.006	1.008	1.010	—

# **Periphery Performance**

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

**Note:** The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

# High-Speed I/O Specification

**High-Speed Clock Specifications** 

## Table 2-39: High-Speed Clock Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

Arria V GZ devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 230 Mbps
- True mini-LVDS output standard with data rates of up to 340 Mbps



# FPP Configuration Timing when DCLK to DATA[] > 1

## Figure 2-8: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1,

t<sub>CF2ST1</sub> tcfg ;↔ nCONFIG ŤĊF2CK nSTATUS (3) 🕳 tstatus tCF2ST0 CONF\_DONE (4) TCL tCH tsT2CK ŤĊF2CD (8) DCLK (6) (7) 1 2 ••• r 2 ••• r 1  $\mathbf{D}$ (5) tCLK DATA[31..0] (8) Word 0 Word User Mode Word 3 • • • Word (n-1) tDH tDH tpsy High-Z User I/O User Mode INIT DONE (9) tCD2UM

Timing when using a MAX II device, MAX V device, or microprocessor as an external host.

#### Notes:

- 1. To find out the DCLK-to-DATA[] ratio for your system, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 2. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 3. After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
- 4. After power-up, before and during configuration, CONF\_DONE is low.
- 5. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 6. "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 7. If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31.0] pins prior to sending the first DCLK rising edge.
- 8. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 9. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.






# **Passive Serial Configuration Timing**

## Figure 2-10: PS Configuration Timing Waveform

Timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.



#### Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF\_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the Device and Pins Option.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.



#### **Related Information**

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reconfiguration input for the ALTREMOTE\_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reset\_timer input for the ALTREMOTE\_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

# User Watchdog Internal Oscillator Frequency Specification

# Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete placeand-route.

## **Related Information**

# **Arria V Devices Documentation page**

For the Excel-based I/O Timing spreadsheet

#### Arria V GZ Device Datasheet

Altera Corporation



<sup>&</sup>lt;sup>(226)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>&</sup>lt;sup>(227)</sup> This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.