# E·XFL

# Intel - 5AGXFB1H6F40C6N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

2014.10	
Product Status	Obsolete
Number of LABs/CLBs	14151
Number of Logic Elements/Cells	300000
Total RAM Bits	17358848
Number of I/O	704
Number of Gates	
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1517-BBGA
Supplier Device Package	1517-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfb1h6f40c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Condition	Minimum <sup>(1)</sup>	Typical	Maximum <sup>(1)</sup>	Unit
		3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
V	1/O buffers newer supply	1.8 V	1.71	1.8	1.89	V
V CCIO	1/O bullets power supply	1.5 V	1.425	1.5	1.575	V
		1.35 V	1.283	1.35	1.418	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCD_FPLL</sub>	PLL digital voltage regulator power supply	_	1.425	1.5	1.575	V
V <sub>CCA_FPLL</sub>	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V <sub>I</sub>	DC input voltage	_	-0.5	_	3.6	V
V <sub>O</sub>	Output voltage	_	0	_	V <sub>CCIO</sub>	V
TJ	Operating junction temperature	Commercial	0	_	85	°C
	Operating junction temperature	Industrial	-40	_	100	°C
<b>+</b> (4)	Power supply ramp time	Standard POR	200 µs	_	100 ms	_
t <sub>RAMP</sub> <sup>(4)</sup>	Power supply ramp time	Fast POR	200 µs	_	4 ms	_



<sup>&</sup>lt;sup>(1)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>&</sup>lt;sup>(4)</sup> This is also applicable to HPS power supply. For HPS power supply, refer to  $t_{RAMP}$  specifications for standard POR when HPS\_PORSEL = 0 and  $t_{RAMP}$  specifications for fast POR when HPS\_PORSEL = 1.

Symbol	Description	Maximum	Unit
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver (RX) pin	50	mA

#### Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

#### Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

Symbol	Description	Condition (V) <sup>(11)</sup>	Value <sup>(12)</sup>	Unit
		$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ
		$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
		$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ
D	Value of the I/O pin pull-up resistor before and during	$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ
	programmable pull-up resistor option.	$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.35 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.2 \pm 5\%$	25	kΩ

#### **Related Information**

#### Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.



<sup>(10)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $<sup>^{(11)}</sup>$  Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.

<sup>&</sup>lt;sup>(12)</sup> Valid with  $\pm 10\%$  tolerances to cover changes over PVT.

Symbol/Description	Condition	Transceiver Speed Grade 4		Transceiver Speed Grade 6			Unit	
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Spread-spectrum modulating clock frequency	PCI Express <sup>®</sup> (PCIe)	30	—	33	30	—	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%			0 to -0.5%	—	—
On-chip termination resistors	—	—	100			100	_	Ω
V <sub>ICM</sub> (AC coupled)	—	_	1.1/1.15 <sup>(26)</sup>			1.1/1.15 <sup>(26)</sup>	_	V
$V_{ICM}$ (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250		550	mV
	10 Hz	_	_	-50		_	-50	dBc/Hz
Transmitter REFCLK phase noise <sup>(27)</sup>	100 Hz	_	_	-80		_	-80	dBc/Hz
	1 KHz	_	—	-110		_	-110	dBc/Hz
	10 KHz	—	—	-120		—	-120	dBc/Hz
	100 KHz	_	_	-120		_	-120	dBc/Hz
	≥1 MHz	_	_	-130	_	_	-130	dBc/Hz
R <sub>REF</sub>	_	_	2000 ±1%	_		2000 ±1%	_	Ω



<sup>&</sup>lt;sup>(26)</sup> For data rate  $\leq$  3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate > 3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

<sup>&</sup>lt;sup>(27)</sup> The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER)  $10^{-12}$ .

# CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain

#### Figure 1-3: CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices





# **DPA Lock Time Specifications**

#### Figure 1-4: Dynamic Phase Alignment (DPA) Lock Time Specifications with DPA PLL Calibration Enabled



# Table 1-41: DPA Lock Time Specifications for Arria V Devices

The specifications are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(84)</sup>	Maximum Data Transition
SPI-4	00000000001111111111	2	128	640
Parallel Rapid I/O	00001111	2	128	640
	10010000	4	64	640
Miscellaneous	10101010	8	32	640
witscenaricous	01010101	8	32	640

<sup>(84)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.



After the Boot ROM code exits and control is passed to the preloader, software can adjust the value of drvsel and smplsel via the system manager. drvsel can be set from 1 to 7 and smplsel can be set from 0 to 7. While the preloader is executing, the values for SDMMC\_CLK and SDMMC\_CLK\_OUT increase to a maximum of 200 MHz and 50 MHz respectively.

The SD/MMC interface calibration support will be available in a future release of the preloader through the SoC EDS software update.

Symbol	Description	Min	Мах	Unit
	SDMMC_CLK clock period (Identification mode)	20	_	ns
T <sub>sdmmc_clk</sub> (internal reference clock)	SDMMC_CLK clock period (Default speed mode)	5	—	ns
	SDMMC_CLK clock period (High speed mode)	5	_	ns
	SDMMC_CLK_OUT clock period (Identification mode)	2500	—	ns
T <sub>sdmmc_clk_out</sub> (interface output clock)	SDMMC_CLK_OUT clock period (Default speed mode)	40	_	ns
	SDMMC_CLK_OUT clock period (High speed mode)	20	—	ns
T <sub>dutycycle</sub>	SDMMC_CLK_OUT duty cycle	45	55	%
T <sub>d</sub>	SDMMC_CMD/SDMMC_D output delay	$\frac{(T_{sdmmc\_clk} \times drvsel)/2}{-1.23}$	$\begin{array}{l}(\mathrm{T}_{sdmmc\_clk}\times\texttt{drvsel})/2\\+1.69^{\ (87)}\end{array}$	ns
T <sub>su</sub>	Input setup time	$1.05 - (T_{sdmmc_clk} \times smplsel)/2^{(88)}$	_	ns
T <sub>h</sub>	Input hold time	$\frac{(T_{sdmmc\_clk} \times smplsel)}{2^{(88)}}$	_	ns



<sup>&</sup>lt;sup>(87)</sup> drvsel is the drive clock phase shift select value.

<sup>&</sup>lt;sup>(88)</sup> smplsel is the sample clock phase shift select value.

#### Figure 1-12: USB Timing Diagram



# Ethernet Media Access Controller (EMAC) Timing Characteristics

# Table 1-56: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Мах	Unit
T <sub>clk</sub> (1000Base-T)	TX_CLK clock period	_	8		ns
T <sub>clk</sub> (100Base-T)	TX_CLK clock period	_	40		ns
T <sub>clk</sub> (10Base-T)	TX_CLK clock period		400		ns
T <sub>dutycycle</sub>	TX_CLK duty cycle	45	—	55	%
T <sub>d</sub>	TX_CLK to TXD/TX_CTL output data delay	-0.85	—	0.15	ns

#### Figure 1-13: RGMII TX Timing Diagram





# **HPS JTAG Timing Specifications**

Symbol	Description	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	30	_	ns
t <sub>JCH</sub>	TCK clock high time	14		ns
t <sub>JCL</sub>	TCK clock low time	14		ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2		ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3		ns
t <sub>JPH</sub>	JTAG port hold time	5		ns
t <sub>JPCO</sub>	JTAG port clock to output		12 <sup>(90)</sup>	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		14 <sup>(90)</sup>	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		14 <sup>(90)</sup>	ns

# Table 1-62: HPS JTAG Timing Parameters and Values for Arria V Devices

# **Configuration Specifications**

This section provides configuration specifications and timing for Arria V devices.

# **POR Specifications**

# Table 1-63: Fast and Standard POR Delay Specification for Arria V Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 <sup>(91)</sup>	ms

<sup>(90)</sup> A 1-ns adder is required for each  $V_{CCIO\_HPS}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$ = 13 ns if  $V_{CCIO\_HPS}$  of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

<sup>(91)</sup> The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.



Date	Version	Changes
Date December 2015	Version 2015.12.16	<ul> <li>Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices table.</li> <li>Updated F<sub>clk</sub>, T<sub>dutycycle</sub>, and T<sub>dssfrst</sub> specifications.</li> <li>Added T<sub>qspi_clk</sub>, T<sub>din_starb</sub>, and T<sub>din_end</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated the minimum specification for T<sub>clk</sub> to 16.67 ns and removed the maximum specification in SPI Master Timing Requirements for Arria V Devices table.</li> <li>Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>clk</sub> to T<sub>sdmmc_clk_out</sub> symbol.</li> <li>Updated T<sub>sdmmc_clk_out</sub> and T<sub>d</sub> specifications.</li> <li>Added T<sub>sdmmc_clk</sub>, T<sub>su</sub>, and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated the following diagrams:</li> <li>Quad SPI Flash Timing Diagram</li> <li>SD/MMC Timing Diagram</li> </ul>
		<ul> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>



Date	Version	Changes
January 2015	2015.01.30	Updated the description for V <sub>CC_AUX_SHARED</sub> to "HPS auxiliary power supply" in the following tables:
		<ul> <li>Absolute Maximum Ratings for Arria V Devices</li> <li>HPS Power Supply Operating Conditions for Arria V SX and ST Devices</li> </ul>
		• Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.
		• Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification.
		• Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		• Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for -I3 speed grade) and 462 MHz (for -C4 speed grade) to 400 MHz.
		• Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C5, -I5, and -C6 speed grades), 1,850 MHz (for -C4 speed grade), and 2,100 MHz (for -I3 speed grade).
		Changed the symbol for HPS PLL input jitter divide value from NR to N.
		• Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables:
		<ul> <li>SPI Master Timing Requirements for Arria V Devices</li> <li>SPI Slave Timing Requirements for Arria V Devices</li> </ul>
		<ul> <li>Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.</li> </ul>
		Added HPS JTAG timing specifications.
		• Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each $V_{CCIO}$ voltage step down from 3.0 V. For example, $t_{JPCO} = 13$ ns if $V_{CCIO}$ of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.
		• Updated the value in the V <sub>ICM</sub> (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table.



### 1-100 Document Revision History

Date	Version	Changes
November 2012	3.0	<ul> <li>Updated Table 2, Table 4, Table 9, Table 14, Table 16, Table 17, Table 20, Table 21, Table 25, Table 29, Table 36, Table 56, Table 57, and Table 60.</li> <li>Removed table: Transceiver Block Jitter Specifications for Arria V Devices.</li> <li>Added HPS information: <ul> <li>Added "HPS Specifications" section.</li> <li>Added Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, and Table 50.</li> <li>Added Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, Figure 16, Figure 17, Figure 18, and Figure 19.</li> <li>Updated Table 3 and Table 5.</li> </ul> </li> </ul>
October 2012	2.4	<ul> <li>Updated Arria V GX V<sub>CCR_GXBL/R</sub>, V<sub>CCT_GXBL/R</sub>, and V<sub>CCL_GXBL/R</sub> minimum and maximum values, and data rate in Table 4.</li> <li>Added receiver V<sub>ICM</sub> (AC coupled) and V<sub>ICM</sub> (DC coupled) values, and transmitter V<sub>OCM</sub> (AC coupled) and V<sub>OCM</sub> (DC coupled) values in Table 20 and Table 21.</li> </ul>
August 2012	2.3	Updated the SERDES factor condition in Table 30.
July 2012	2.2	<ul> <li>Updated the maximum voltage for V<sub>I</sub> (DC input voltage) in Table 1.</li> <li>Updated Table 20 to include the Arria V GX -I3 speed grade.</li> <li>Updated the minimum value of the fixedclk clock frequency in Table 20 and Table 21.</li> <li>Updated the SERDES factor condition in Table 30.</li> <li>Updated Table 50 to include the IOE programmable delay settings for the Arria V GX -I3 speed grade.</li> </ul>
June 2012	2.1	Updated V <sub>CCR_GXBL/R</sub> , V <sub>CCT_GXBL/R</sub> , and V <sub>CCL_GXBL/R</sub> values in Table 4.



### **Transceiver Power Supply Requirements**

# Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

Conditions	VCCR_GXB and VCCT_GXB <sup>(122)</sup>	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:	1.05			
• Data rate > 10.3 Gbps.				
• DFE is used.				
If ANY of the following conditions are true <sup>(123)</sup> :	1.0	3.0		
• ATX PLL is used.				
• Data rate > $6.5$ Gbps.			1.5	V
• DFE (data rate ≤ 10.5 Gbps), AEQ, or EyeQ feature is used.				
If ALL of the following conditions are true:	0.85	2.5		
• ATX PLL is not used.				
• Data rate $\leq 6.5$ Gbps.				
• DFE, AEQ, and EyeQ are not used.				

# **DC Characteristics**

#### **Supply Current**

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



Send Feedback

<sup>&</sup>lt;sup>(122)</sup> If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to 0.85 V, they can be shared with the VCC core supply.

<sup>&</sup>lt;sup>(123)</sup> Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

#### **Related Information**

- PowerPlay Early Power Estimator User Guide For more information about the EPE tool.
- **PowerPlay Power Analysis** ٠ For more information about PowerPlay power analysis.

#### **Power Consumption**

Altera offers two ways to estimate power consumption for a design-the Excel-based Early Power Estimator and the Quartus II PowerPlay Power Analyzer feature.

Note: You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

#### **Related Information**

- PowerPlay Early Power Estimator User Guide For more information about the EPE tool.
- PowerPlay Power Analysis For more information about PowerPlay power analysis.

#### I/O Pin Leakage Current

#### Table 2-8: I/O Pin Leakage Current for Arria V GZ Devices

If  $V_O = V_{CCIO}$  to  $V_{CCIOMax}$ , 100 µA of leakage current per I/O is expected.

Symbol	Description	Conditions	Min	Тур	Max	Unit
II	Input pin	$V_I = 0 V$ to $V_{CCIOMAX}$	-30	—	30	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin	$V_{O} = 0 V$ to $V_{CCIOMAX}$	-30	_	30	μΑ



**Bus Hold Specifications** 

# Table 2-9: Bus Hold Parameters for Arria V GZ Devices

			V <sub>cCIO</sub>										
Parameter	Symbol	Conditions	1.2	2 V	1.5	5 V	1.8	3 V	2.5	5 V	3.0	V	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	22.5	_	25.0	_	30.0		50.0	_	70.0	_	μΑ
High sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μΑ
Low overdrive current	I <sub>ODL</sub>	$0V < V_{IN} < V_{CCIO}$	_	120	_	160	_	200	_	300	_	500	μΑ
High overdrive current	I <sub>ODH</sub>	$0V < V_{IN} < V_{CCIO}$	—	-120	_	-160	_	-200		-300	_	-500	μΑ
Bus-hold trip point	V <sub>TRIP</sub>		0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

# **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

### Table 2-10: OCT Calibration Accuracy Specifications for Arria V GZ Devices

OCT calibration accuracy is valid at the time of calibration only.





#### **Hot Socketing**

#### Table 2-14: Hot Socketing Specifications for Arria V GZ Devices

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 µA
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(124)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver pin	50 mA

#### Internal Weak Pull-Up Resistor

#### Table 2-15: Internal Weak Pull-Up Resistor for Arria V GZ Devices

All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins. The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

Symbol	Description	V <sub>CCIO</sub> Conditions (V) <sup>(125)</sup>	Value <sup>(126)</sup>	Unit
		3.0 ±5%	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option.	2.5 ±5%	25	kΩ
		1.8 ±5%	25	kΩ
R <sub>PU</sub>		1.5 ±5%	25	kΩ
		1.35 ±5%	25	kΩ
		1.25 ±5%	25	kΩ
		1.2 ±5%	25	kΩ

<sup>(124)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.





 $<sup>^{(125)}</sup>$  The pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

 $<sup>^{(126)}</sup>$  These specifications are valid with a ±10% tolerance to cover changes over PVT.

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51  imes V_{ m CCIO}$	0.49 × V <sub>CCIO</sub>	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	$0.49 \times V_{ m CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$	
SSTL-12 Class I, II	1.14	1.20	1.26	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	0.49 × V <sub>CCIO</sub>	0.5 × VCCIO	$0.51 \times V_{CCIO}$	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCIO</sub> /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCIO</sub> /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.53 \times V_{ m CCIO}$	_	V <sub>CCIO</sub> /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$			_	

# Table 2-18: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V GZ Devices

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	L.(mA)	I. (mA)
	Min	Max	Min	Max	Мах	Min	Max	Min	י <sub>סן</sub> (וווא)	
SSTL-2 Class I	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> – 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7



# **Typical VOD Settings**

The tolerance is +/-20% for all VOD settings except for settings 2 and below.									
Symbol	V <sub>OD</sub> Setting	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting	V <sub>OD</sub> Value (mV)					
	0 (166)	0	32	640					
	1 <sup>(166)</sup>	20	33	660					
	2(166)	40	34	680					
	3(166)	60	35	700					
	4 <sup>(166)</sup>	80	36	720					
	5 <sup>(166)</sup>	100	37	740					
	6	120	38	760					
$\mathrm{V}_{\mathrm{OD}}$ differential peak to peak typical	7	140	39	780					
	8	160	40	800					
	9	180	41	820					
	10	200	42	840					
	11	220	43	860					
	12	240	44	880					
	13	260	45	900					
	14	280	46	920					

<sup>(166)</sup> If TX termination resistance = 100  $\Omega$ , this VOD setting is illegal.





Symbol	Parameter	Min	Тур	Мах	Unit
t (173) (175)	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
OUTPJ_IO ,	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} < 100 \text{ MHz}$ )	_		60	mUI (p-p)
t (173) (175) (176)	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	—		600	ps (p-p)
t <sub>FOUTPJ_IO</sub> <sup>(1/3)</sup> , (1/3)	Period Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)	_	_	60	mUI (p-p)
(173) (175)	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
COUTCCJ_IO	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f <sub>OUT</sub> < 100 MHz)	_		60	mUI (p-p)
t (173) (175) (176)	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	—		600	ps (p-p)
"FOUTCCJ_IO",	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)	_	_	60	mUI (p-p)
to	Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )			175	ps (p-p)
<sup>t</sup> CASC_OUTPJ_DC <sup>(113)</sup> , <sup>(117)</sup>	Period Jitter for a dedicated clock output in cascaded PLLS (f <sub>OUT</sub> < 100 MHz)			17.5	mUI (p-p)
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits

<sup>(175)</sup> The external memory interface clock output jitter specifications use a different measurement method, which is available in the "Memory Output Clock Jitter Specification for Arria V GZ Devices" table.

<sup>(176)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>(177)</sup> The cascaded PLL specification is only applicable with the following condition:



a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz

b. Downstream PLL: Downstream PLL BW > 2 MHz

#### DPA Mode High-Speed I/O Specifications

#### Table 2-42: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

Symbol	Conditions	C3, I3L			C4, I4			Unit
		Min	Тур	Мах	Min	Тур	Мах	Unit
DPA run length	—	_	_	10000	_		10000	UI

#### Figure 2-3: DPA Lock Time Specification with DPA PLL Calibration Enabled



#### Table 2-43: DPA Lock Time Specifications for Arria V GZ Devices

The DPA lock time is for one channel.

One data transition is defined as a 0-to-1 or 1-to-0 transition.

The DPA lock time stated in this table applies to both commercial and industrial grade.

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(201)</sup>	Maximum
SPI-4	0000000001111111111	2	128	640 data transitions



<sup>&</sup>lt;sup>(201)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

# **DLL Range Specifications**

#### Table 2-47: DLL Range Specifications for Arria V GZ Devices

Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Parameter	C3, I3L	C4, I4	Unit
DLL operating frequency range	300 - 890	300 - 890	MHz

# **DQS Logic Block Specifications**

#### Table 2-48: DQS Phase Offset Delay Per Setting for Arria V GZ Devices

The typical value equals the average of the minimum and maximum values.

The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is  $[625 \text{ ps} + (10 \times 11 \text{ ps}) \pm 20 \text{ ps}] = 735 \text{ ps} \pm 20 \text{ ps}$ .

Speed Grade	Min	Мах	Unit
C3, I3L	8	15	ps
C4, I4	8	16	ps

# Table 2-49: DQS Phase Shift Error Specification for DLL-Delayed Clock (t<sub>DQS\_PSERR</sub>) for Arria V GZ Devices

This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -3 speed grade is  $\pm 84$  ps or  $\pm 42$  ps.

Number of DQS Delay Buffers	C3, I3L	C4, I4	Unit
1	30	32	ps
2	60	64	ps
3	90	96	ps