## Intel - 5AGXFB3H4F35C5N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 17110  |
| Number of Logic Elements/Cells | 362000   |
| Total RAM Bits                 | 19822592   |
| Number of I/O                  | 544  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.07V ~ 1.13V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 1152-BBGA, FCBGA Exposed Pad                               |
| Supplier Device Package        | 1152-FBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5agxfb3h4f35c5n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol                | Description  | Minimum <sup>(5)</sup> | Typical     | Maximum <sup>(5)</sup> | Unit |
|-----------------------|--|------------------------|-------------|------------------------|------|
| V <sub>CCL_GXBL</sub> | GX and SX speed grades—clock network power (left side)     | 1 08/1 12              | 1 1/1 15(6) | 1 14/1 18              | V    |
| V <sub>CCL_GXBR</sub> | GX and SX speed grades—clock network power (right side)    | lock network power     |             | 1.14/1.10              | v    |
| V <sub>CCL_GXBL</sub> | GT and ST speed grades—clock network power (left side)     | 117                    | 1 20        | 1 22                   | V    |
| V <sub>CCL_GXBR</sub> | GT and ST speed grades—clock network power<br>(right side) | 1.17                   | 1.20        | 1.23                   | v    |

## Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the power supply connection for different data rates.

#### **HPS Power Supply Operating Conditions**

#### Table 1-5: HPS Power Supply Operating Conditions for Arria V SX and ST Devices

This table lists the steady-state voltage and current values expected from Arria V system-on-a-chip (SoC) devices with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Arria V Devices table for the steady-state voltage values expected from the FPGA portion of the Arria V SoC devices.

| Symbol              | Description  | Condition          | Minimum <sup>(7)</sup> | Typical | Maximum <sup>(7)</sup> | Unit |
|---------------------|--|--------------------|------------------------|---------|------------------------|------|
|                     | HPS core   | -C4, -I5, -C5, -C6 | 1.07                   | 1.1     | 1.13                   | V    |
| V <sub>CC_HPS</sub> | voltage and<br>periphery<br>circuitry<br>power<br>supply | -I3                | 1.12                   | 1.15    | 1.18                   | V    |

<sup>&</sup>lt;sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



<sup>&</sup>lt;sup>(7)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

AV-51002 2017.02.10

| Symbol                                 | Description   | Condition (\/)                              | Ca         | Unit       |            |      |
|--|---|---|------------|------------|------------|------|
| Symbol                                 |   |   | -I3, -C4   | –I5, –C5   | -C6        | Onit |
| 60- $\Omega$ and 120- $\Omega$ $R_{T}$ | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)           | $V_{CCIO} = 1.2$                            | -10 to +40 | -10 to +40 | -10 to +40 | %    |
| 25- $\Omega R_{S\_left\_shift}$        | Internal left shift series termination with calibration (25- $\Omega R_{s\_left\_shift}$ setting) | V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15        | ±15        | ±15        | %    |

### **OCT Without Calibration Resistance Tolerance Specifications**

## Table 1-9: OCT Without Calibration Resistance Tolerance Specifications for Arria V Devices

This table lists the Arria V OCT without calibration resistance to PVT changes.

| Symbol               | Description  | Condition (V)                | Re       | Unit     |     |     |
|----------------------|--|------------------------------|----------|----------|-----|-----|
| Symbol               |  |                              | –I3, –C4 | –I5, –C5 | -C6 | Ont |
| $25-\Omega R_S$      | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5 | ±30      | ±40      | ±40 | %   |
| 25-Ω R <sub>S</sub>  | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8, 1.5 | ±30      | ±40      | ±40 | %   |
| $25-\Omega R_S$      | Internal series termination without calibration (25- $\Omega$ setting) | $V_{CCIO} = 1.2$             | ±35      | ±50      | ±50 | %   |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5 | ±30      | ±40      | ±40 | %   |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8, 1.5 | ±30      | ±40      | ±40 | %   |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | $V_{CCIO} = 1.2$             | ±35      | ±50      | ±50 | %   |
| 100-Ω R <sub>D</sub> | Internal differential termination $(100-\Omega \text{ setting})$       | $V_{CCIO} = 2.5$             | ±25      | ±40      | ±40 | %   |



| Symbol                    | Description                                  | Maximum | Unit |
|---------------------------|--|---------|------|
| I <sub>XCVR-RX (DC)</sub> | DC current per transceiver receiver (RX) pin | 50      | mA   |

## Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

## Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

| Symbol | Description   | Condition (V) <sup>(11)</sup> | Value <sup>(12)</sup> | Unit |
|--------|---|-------------------------------|-----------------------|------|
|        |   | $V_{CCIO} = 3.3 \pm 5\%$      | 25                    | kΩ   |
|        |   | $V_{CCIO} = 3.0 \pm 5\%$      | 25                    | kΩ   |
|        | $V_{CCIO} = 2.5 \pm 5\%$  | 25                            | kΩ                    |      |
| D      | Value of the I/O pin pull-up resistor before and during<br>configuration, as well as user mode if you have enabled the<br>programmable pull-up resistor option. | $V_{CCIO} = 1.8 \pm 5\%$      | 25                    | kΩ   |
| КрU    |   | $V_{CCIO} = 1.5 \pm 5\%$      | 25                    | kΩ   |
|        |   | $V_{CCIO} = 1.35 \pm 5\%$     | 25                    | kΩ   |
|        |   | $V_{CCIO} = 1.25 \pm 5\%$     | 25                    | kΩ   |
|        |   | $V_{CCIO} = 1.2 \pm 5\%$      | 25                    | kΩ   |

#### **Related Information**

## Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.



<sup>(10)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $<sup>^{(11)}</sup>$  Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.

<sup>&</sup>lt;sup>(12)</sup> Valid with  $\pm 10\%$  tolerances to cover changes over PVT.

| Symbol | V <sub>OD</sub> Setting <sup>(58)</sup> | V <sub>OD</sub> Value (mV) | V <sub>OD</sub> Setting <sup>(58)</sup> | V <sub>OD</sub> Value (mV) |
|--------|---|----------------------------|---|----------------------------|
|        | 25                                      | 500                        | 53                                      | 1060                       |
|        | 26                                      | 520                        | 54                                      | 1080                       |
|        | 27                                      | 540                        | 55                                      | 1100                       |
|        | 28                                      | 560                        | 56                                      | 1120                       |
|        | 29                                      | 580                        | 57                                      | 1140                       |
|        | 30                                      | 600                        | 58                                      | 1160                       |
|        | 31                                      | 620                        | 59                                      | 1180                       |
|        | 32                                      | 640                        | 60                                      | 1200                       |
|        | 33                                      | 660                        |   |                            |

## **Transmitter Pre-Emphasis Levels**

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Arria V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy  $|B| + |C| \le 60$  where  $|B| = V_{OD}$  setting with termination value,  $R_{TERM} = 100 \Omega$  and |C| = 1st post tap pre-emphasis setting.
- |B| |C| > 5 for data rates < 5 Gbps and |B| |C| > 8.25 for data rates > 5 Gbps.
- $(V_{MAX}/V_{MIN} 1)\% < 600\%$ , where  $V_{MAX} = |B| + |C|$  and  $V_{MIN} = |B| |C|$ .

Exception for PCIe Gen2 design:  $V_{OD}$  setting = 43 and pre-emphasis setting = 19 are allowed for PCIe Gen2 design with transmit de-emphasis – 6dB setting (pipe\_txdeemp = 1'b0) using Altera PCIe Hard IP and PIPE IP cores.



<sup>&</sup>lt;sup>(58)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

#### 1-40 Transceiver Compliance Specification

| Quartus Prime 1st                 | Quartus Prime V <sub>OD</sub> Setting |             |             |             |             |             |              |      |
|-----------------------------------|---------------------------------------|-------------|-------------|-------------|-------------|-------------|--------------|------|
| Post Tap Pre-<br>Emphasis Setting | 10 (200 mV)                           | 20 (400 mV) | 30 (600 mV) | 35 (700 mV) | 40 (800 mV) | 45 (900 mV) | 50 (1000 mV) | Unit |
| 16                                | _                                     | _           | 9.56        | 7.73        | 6.49        |             | _            | dB   |
| 17                                | _                                     |             | 10.43       | 8.39        | 7.02        |             | _            | dB   |
| 18                                | _                                     |             | 11.23       | 9.03        | 7.52        |             | _            | dB   |
| 19                                | _                                     |             | 12.18       | 9.7         | 8.02        |             | _            | dB   |
| 20                                | _                                     |             | 13.17       | 10.34       | 8.59        |             | _            | dB   |
| 21                                | _                                     |             | 14.2        | 11.1        |             |             | _            | dB   |
| 22                                | _                                     |             | 15.38       | 11.87       |             |             | _            | dB   |
| 23                                | _                                     |             | _           | 12.67       | _           | _           | _            | dB   |
| 24                                | _                                     |             | _           | 13.48       |             |             | _            | dB   |
| 25                                | _                                     |             | _           | 14.37       |             |             | _            | dB   |
| 26                                | _                                     |             |             |             |             |             | _            | dB   |
| 27                                | _                                     |             |             |             |             |             | _            | dB   |
| 28                                | _                                     | _           | _           | _           | _           | _           | _            | dB   |
| 29                                | _                                     |             | _           |             |             |             | _            | dB   |
| 30                                | _                                     |             |             |             |             |             | _            | dB   |
| 31                                | _                                     |             | _           |             |             |             | _            | dB   |

#### **Related Information**

## SPICE Models for Altera Devices

Provides the Arria V HSSI HSPICE models.

## **Transceiver Compliance Specification**

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.



| Protocol                             | Sub-protocol                  | Data Rate (Mbps) |
|--------------------------------------|-------------------------------|------------------|
|                                      | CPRI E6LV                     | 614.4            |
|                                      | CPRI E6HV                     | 614.4            |
|                                      | CPRI E6LVII                   | 614.4            |
|                                      | CPRI E12LV                    | 1,228.8          |
|                                      | CPRI E12HV                    | 1,228.8          |
|                                      | CPRI E12LVII                  | 1,228.8          |
| Common Public Radio Interface (CPRI) | CPRI E24LV                    | 2,457.6          |
|                                      | CPRI E24LVII                  | 2,457.6          |
|                                      | CPRI E30LV                    | 3,072            |
|                                      | CPRI E30LVII                  | 3,072            |
|                                      | CPRI E48LVII                  | 4,915.2          |
|                                      | CPRI E60LVII                  | 6,144            |
|                                      | CPRI E96LVIII <sup>(60)</sup> | 9,830.4          |
| Gbps Ethernet (GbE)                  | GbE 1250                      | 1,250            |
|                                      | OBSAI 768                     | 768              |
| ODSAL                                | OBSAI 1536                    | 1,536            |
| ODSAI                                | OBSAI 3072                    | 3,072            |
|                                      | OBSAI 6144                    | 6,144            |
|                                      | SDI 270 SD                    | 270              |
| Serial digital interface (SDI)       | SDI 1485 HD                   | 1,485            |
|                                      | SDI 2970 3G                   | 2,970            |



<sup>&</sup>lt;sup>(60)</sup> You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.

| Protocol                                       | Sub-protocol | Data Rate (Mbps) |
|--|--------------|------------------|
|  | SONET 155    | 155.52           |
| SONET  | SONET 622    | 622.08           |
|  | SONET 2488   | 2,488.32         |
|  | GPON 155     | 155.52           |
| Gigabit-canable passive optical network (GPON) | GPON 622     | 622.08           |
| Gigabit-capable passive optical network (GPON) | GPON 1244    | 1,244.16         |
|  | GPON 2488    | 2,488.32         |
| QSGMII   | QSGMII 5000  | 5,000            |

# **Core Performance Specifications**

## **Clock Tree Specifications**

## Table 1-35: Clock Tree Specifications for Arria V Devices

| Paramotor                       |          | Unit     |     |     |
|---------------------------------|----------|----------|-----|-----|
| Parameter                       | -I3, -C4 | –I5, –C5 | -C6 | omt |
| Global clock and Regional clock | 625      | 625      | 525 | MHz |
| Peripheral clock                | 450      | 400      | 350 | MHz |

## **PLL Specifications**

## Table 1-36: PLL Specifications for Arria V Devices

This table lists the Arria V PLL block specifications. Arria V PLL block does not include HPS PLL.



AV-51002 2017.02.10

| Symbol   | Condition   |      | -I3, -C4 |      |      | -l5, -C5 |      |      | -C6 |      | Unit |
|--|---|------|----------|------|------|----------|------|------|-----|------|------|
| Symbol   | Condition   | Min  | Тур      | Max  | Min  | Тур      | Мах  | Min  | Тур | Max  | Ome  |
|  | SERDES factor J ≥<br>8 <sup>(76)(78)</sup> , LVDS TX with<br>RX DPA | (77) |          | 1600 | (77) |          | 1500 | (77) | _   | 1250 | Mbps |
|  | SERDES factor J = 1<br>to 2, Uses DDR<br>Registers                  | (77) |          | (79) | (77) |          | (79) | (77) |     | (79) | Mbps |
| Emulated Differential I/<br>O Standards with Three<br>External Output Resistor<br>Network - f <sub>HSDR</sub> (data<br>rate) <sup>(80)</sup> | SERDES factor $J = 4$<br>to $10^{(81)}$                             | (77) | _        | 945  | (77) |          | 945  | (77) | _   | 945  | Mbps |
| Emulated Differential I/<br>O Standards with One<br>External Output Resistor<br>Network - f <sub>HSDR</sub> (data<br>rate) <sup>(80)</sup>   | SERDES factor $J = 4$<br>to $10^{(81)}$                             | (77) |          | 200  | (77) |          | 200  | (77) | _   | 200  | Mbps |
| t <sub>x Jitter</sub> -True Differential   | Total Jitter for Data<br>Rate 600 Mbps – 1.25<br>Gbps               |      |          | 160  |      |          | 160  |      | _   | 160  | ps   |
|  | Total Jitter for Data<br>Rate < 600 Mbps                            |      |          | 0.1  |      |          | 0.1  | _    |     | 0.1  | UI   |



 $<sup>^{(78)}</sup>$  The V<sub>CC</sub> and V<sub>CCP</sub> must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

<sup>&</sup>lt;sup>(79)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>), provided you can close the design timing and the signal integrity simulation is clean.

<sup>&</sup>lt;sup>(80)</sup> You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

<sup>&</sup>lt;sup>(81)</sup> When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

## **HPS Clock Performance**

## Table 1-48: HPS Clock Performance for Arria V Devices

| Symbol/Description                       | -13  | -C4 | –C5, –I5 | -C6 | Unit |
|--|------|-----|----------|-----|------|
| mpu_base_clk (microprocessor unit clock) | 1050 | 925 | 800      | 700 | MHz  |
| main_base_clk (L3/L4 interconnect clock) | 400  | 400 | 400      | 350 | MHz  |
| h2f_user0_clk                            | 100  | 100 | 100      | 100 | MHz  |
| h2f_user1_clk                            | 100  | 100 | 100      | 100 | MHz  |
| h2f_user2_clk                            | 200  | 200 | 200      | 160 | MHz  |

## **HPS PLL Specifications**

## **HPS PLL VCO Frequency Range**

### Table 1-49: HPS PLL VCO Frequency Range for Arria V Devices

| Description | Speed Grade   | Speed Grade Minimum |       | Unit |
|-------------|---------------|---------------------|-------|------|
| VCO range   | -C5, -I5, -C6 | 320                 | 1,600 | MHz  |
|             | -C4           | 320                 | 1,850 | MHz  |
|             | -I3           | 320                 | 2,100 | MHz  |

## **HPS PLL Input Clock Range**

The HPS PLL input clock range is 10 – 50 MHz. This clock range applies to both HPS\_CLK1 and HPS\_CLK2 inputs.

#### **Related Information**

## **Clock Select, Booting and Configuration chapter**

Provides more information about the clock range for different values of clock select (CSEL).



### Figure 1-10: SPI Slave Timing Diagram



#### **Related Information**

#### SPI Controller, Arria V Hard Processor System Technical Reference Manual

Provides more information about rx\_sample\_delay.

## **SD/MMC Timing Characteristics**

## Table 1-54: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices

After power up or cold reset, the Boot ROM uses drvsel = 3 and smplsel = 0 to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock SDMMC\_CLK\_OUT changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock SDMMC\_CLK and the CSEL setting. The value of SDMMC\_CLK is based on the external oscillator frequency and has a maximum value of 50 MHz.



## Figure 1-19: NAND Data Write Timing Diagram





#### Figure 1-20: NAND Data Read Timing Diagram



## **ARM Trace Timing Characteristics**

#### Table 1-61: ARM Trace Timing Requirements for Arria V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

| Description                     | Min  | Мах | Unit |
|---------------------------------|------|-----|------|
| CLK clock period                | 12.5 | _   | ns   |
| CLK maximum duty cycle          | 45   | 55  | %    |
| CLK to D0 –D7 output data delay | -1   | 1   | ns   |

## **UART Interface**

The maximum UART baud rate is 6.25 megasymbols per second.

## **GPIO Interface**

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 µs. The pulse width is based on a debounce clock frequency of 1 MHz.





This document covers the electrical and switching characteristics for Arria V GZ devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This document also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

#### **Related Information**

#### Arria V Device Overview

For information regarding the densities and packages of devices in the Arria V GZ family.

## **Electrical Characteristics**

## **Operating Conditions**

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.

Arria V GZ devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in -3 (fastest) and -4 core speed grades. Industrial devices are offered in -3L and -4 core speed grades. Arria V GZ devices are offered in -2 and -3 transceiver speed grades.

#### Table 2-1: Commercial and Industrial Speed Grade Offering for Arria V GZ Devices

C = Commercial temperature grade; I = Industrial temperature grade.

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





AV-51002 2017.02.10

| Symbol/Description   | Conditions                  | Transce | eiver Speed ( | Grade 2 | Transce | eiver Speed ( | Grade 3 | Unit     |  |
|--|-----------------------------|---------|---------------|---------|---------|---------------|---------|----------|--|
| Symbol/Description   | Conditions                  | Min     | Тур           | Мах     | Min     | Тур           | Мах     | Onic     |  |
| Transmitter REFCLK Phase<br>Noise (622 MHz) <sup>(141)</sup> | 100 Hz                      | —       | _             | -70     | _       | —             | -70     | dBc/Hz   |  |
|  | 1 kHz                       | —       | —             | -90     |         | —             | -90     | dBc/Hz   |  |
|  | 10 kHz                      | —       | —             | -100    | _       | —             | -100    | dBc/Hz   |  |
|  | 100 kHz                     | —       | —             | -110    | _       | —             | -110    | dBc/Hz   |  |
|  | ≥1 MHz                      | —       | —             | -120    |         | —             | -120    | dBc/Hz   |  |
| Transmitter REFCLK Phase Jitter (100 MHz) <sup>(142)</sup>   | 10 kHz to 1.5 MHz<br>(PCIe) | _       | _             | 3       | _       | _             | 3       | ps (rms) |  |
| R <sub>REF</sub>   | —                           | —       | 1800 ±1%      | _       |         | 1800 ±1%      |         | Ω        |  |

#### **Related Information**

## Arria V Device Overview

For more information about device ordering codes.

## **Transceiver Clocks**

## Table 2-23: Transceiver Clocks Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $<sup>^{(141)}</sup>$  To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20 \*log(f/622).

<sup>&</sup>lt;sup>(142)</sup> To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz  $\times$  100/f.

| Symbol/Description   | Conditions          | Trans | ceiver Spee | d Grade 2 | Transc | Unit |     |      |  |
|----------------------|---------------------|-------|-------------|-----------|--------|------|-----|------|--|
| Symbol/Description   | Conditions          | Min   | Тур         | Мах       | Min    | Тур  | Max | Onic |  |
|                      | DC gain setting = 0 | —     | 0           | _         | _      | 0    | —   | dB   |  |
| Programmable DC gain | DC gain setting = 1 |       | 2           | _         |        | 2    | _   | dB   |  |
|                      | DC gain setting = 2 |       | 4           |           |        | 4    |     | dB   |  |
|                      | DC gain setting = 3 |       | 6           |           |        | 6    | _   | dB   |  |
|                      | DC gain setting = 4 | _     | 8           |           |        | 8    |     | dB   |  |

#### Arria V Device Overview

For more information about device ordering codes.

## Transmitter

#### Table 2-25: Transmitter Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

| Symbol/Description       | Conditions           | Transceiver Speed Grade 2 Transceiver Speed Grade 3 |     |       |     |     | ed Grade 3 | Unit |  |
|--------------------------|----------------------|---|-----|-------|-----|-----|------------|------|--|
| Symbol/Description       | Conditions           | Min   | Тур | Мах   | Min | Тур | Мах        | onit |  |
| Supported I/O Standards  | 1.4-V and 1.5-V PCML |   |     |       |     |     |            |      |  |
| Data rate (Standard PCS) | —                    | 600   | _   | 9900  | 600 |     | 8800       | Mbps |  |
| Data rate (10G PCS)      | _                    | 600   | _   | 12500 | 600 | _   | 10312.5    | Mbps |  |



| Symbol/Description                          | Conditions                | ditions |     | d Grade 2 | Transceiver Speed Grade 3 |     |         | Unit |
|---|---------------------------|---------|-----|-----------|---------------------------|-----|---------|------|
|   | Conditions                | Min     | Тур | Мах       | Min                       | Тур | Мах     |      |
| Supported data rate range                   | VCO post-divider<br>L = 2 |         |     | 12500     | 8000                      | _   | 10312.5 | Mbps |
|   | L = 4                     | 4000    | _   | 6600      | 4000                      | _   | 6600    | Mbps |
|   | $L = 8^{(155)}$           | 2000    | _   | 3300      | 2000                      | _   | 3300    | Mbps |
| t <sub>pll_powerdown</sub> <sup>(156)</sup> | _                         | 1       | —   | _         | 1                         | _   |         | μs   |
| t <sub>pll_lock</sub> <sup>(157)</sup>      | _                         | _       | _   | 10        | _                         | _   | 10      | μs   |

- Arria V Device Overview For more information about device ordering codes.
- Transceiver Clocking in Arria V Devices For more information about clocking ATX PLLs.
- **Dynamic Reconfiguration in Arria V Devices** For more information about reconfiguring ATX PLLs.

## **Fractional PLL**

## Table 2-28: Fractional PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.



<sup>(155)</sup> This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the Transceiver Clocking in Arria V Devices chapter and the Dynamic Reconfiguration in Arria V Devices chapter.

 $t_{pll_powerdown}$  is the PLL powerdown minimum pulse width.

<sup>(157)</sup>  $t_{pll \ lock}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

t<sub>ARESET</sub>

| Symbol                                | Parameter   | Min | Тур | Max | Unit |
|---------------------------------------|---|-----|-----|-----|------|
| f                                     | Output frequency for an internal global or regional clock (C3, I3L speed grade)                                 | _   | _   | 650 | MHz  |
| 1001                                  | Output frequency for an internal global or regional clock (C4, I4 speed grade)                                  | _   |     | 580 | MHz  |
| f <sub>out_ext</sub> <sup>(169)</sup> | Output frequency for an external clock output (C3, I3L speed grade)   | _   | _   | 667 | MHz  |
|                                       | Output frequency for an external clock output (C4, I4 speed grade)  | _   | _   | 533 | MHz  |
| toutduty                              | Duty cycle for a dedicated external clock output (when set to 50%)  | 45  | 50  | 55  | %    |
| t <sub>FCOMP</sub>                    | External feedback clock compensation time   | —   |     | 10  | ns   |
| f <sub>DYCONFIGCLK</sub>              | Dynamic configuration clock for mgmt_clk and scanclk  | _   | _   | 100 | MHz  |
| t <sub>LOCK</sub>                     | Time required to lock from the end-of-device configuration or deassertion of areset                             |     | _   | 1   | ms   |
| t <sub>DLOCK</sub>                    | Time required to lock dynamically (after switchover<br>or reconfiguring any non-post-scale counters/<br>delays) | —   | —   | 1   | ms   |
|                                       | PLL closed-loop low bandwidth   | _   | 0.3 |     | MHz  |
| f <sub>CLBW</sub>                     | PLL closed-loop medium bandwidth  | —   | 1.5 |     | MHz  |
|                                       | PLL closed-loop high bandwidth (170)  | _   | 4   |     | MHz  |
| t <sub>PLL_PSERR</sub>                | Accuracy of PLL phase shift   | _   | _   | ±50 | ps   |

10

\_\_\_\_

\_

Minimum pulse width on the areset signal





ns

 $<sup>^{(169)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

<sup>&</sup>lt;sup>(170)</sup> High bandwidth PLL settings are not supported in external feedback mode.

| Symbol   | Conditions  |       | C3, I3L |       |       | C4, I4 |       | Unit |  |
|--|---|-------|---------|-------|-------|--------|-------|------|--|
| Symbol   | Conditions  | Min   | Тур     | Мах   | Min   | Тур    | Max   | Onic |  |
|  | SERDES factor J = 3 to 10<br>(192), (193), (194), (195), (196), (197)     | 150   | _       | 1250  | 150   | —      | 1050  | Mbps |  |
| True Differential I/O<br>Standards - f <sub>HSDRDPA</sub><br>(data rate) | SERDES factor $J \ge 4$<br>LVDS RX with DPA<br>(193), (195), (196), (197) | 150   | _       | 1600  | 150   |        | 1250  | Mbps |  |
|  | SERDES factor J = 2,<br>uses DDR Registers                                | (198) | _       | (199) | (198) |        | (199) | Mbps |  |
|  | SERDES factor J = 1,<br>uses SDR Register                                 | (198) | _       | (199) | (198) |        | (199) | Mbps |  |
|  | SERDES factor $J = 3$ to 10   | (198) | —       | (200) | (198) | —      | (200) | Mbps |  |
| f <sub>HSDR</sub> (data rate)  | SERDES factor J = 2,<br>uses DDR Registers                                | (198) | —       | (199) | (198) |        | (199) | Mbps |  |
|  | SERDES factor J = 1,<br>uses SDR Register                                 | (198) | —       | (199) | (198) | _      | (199) | Mbps |  |

 $^{(192)}$  The  $F_{MAX}$  specification is based on the fast clock used for serial data. The interface  $F_{MAX}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(193)</sup> Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.

<sup>(194)</sup> Arria V GZ LVDS serialization and de-serialization factor needs to be x4 and above.

<sup>(195)</sup> Requires package skew compensation with PCB trace length.

<sup>(196)</sup> Do not mix single-ended I/O buffer within LVDS I/O bank.

<sup>(197)</sup> Chip-to-chip communication only with a maximum load of 5 pF.

<sup>(198)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

<sup>(199)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.

<sup>(200)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.



| Symbol                  | Parameter   | Minimum   | Maximum | Unit |
|-------------------------|---|---|---------|------|
| t <sub>CD2CU</sub>      | CONF_DONE high to CLKUSR enabled                  | $4 \times maximum$                                      | —       | _    |
|                         |   | DCLK period   |         |      |
| t <sub>CD2UM</sub><br>C | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> +<br>(8576 × CLKUSR period)<br>(209) |         | _    |

- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 2-57 ٠
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices

Arria V GZ Device Datasheet

**Altera Corporation** 



<sup>&</sup>lt;sup>(208)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

<sup>&</sup>lt;sup>(209)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

| Date          | Version | Changes  |
|---------------|---------|--|
| July 2014     | 3.8     | <ul> <li>Updated Table 21.</li> <li>Updated Table 22 V<sub>OCM</sub> (DC Coupled) condition.</li> <li>Updated the DCLK note to Figure 6, Figure 7, and Figure 9.</li> <li>Added note to Table 5 and Table 6.</li> <li>Added the DCLK specification to Table 50.</li> <li>Added note to Table 51.</li> <li>Updated the list of parameters in Table 53.</li> </ul> |
| February 2014 | 3.7     | Updated Table 28.  |
| December 2013 | 3.6     | <ul> <li>Updated Table 2, Table 13, Table 18, Table 19, Table 22, Table 30, Table 33, Table 37, Table 38, Table 45, Table 46, Table 47, Table 56, Table 49.</li> <li>Updated "PLL Specifications".</li> </ul>  |
| August 2013   | 3.5     | Updated Table 28.  |
| August 2013   | 3.4     | <ul> <li>Removed Preliminary tags for Table 2, Table 4, Table 5, Table 14, Table 27, Table 28, Table 29, Table 31, Table 32, Table 43, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, and Table 54.</li> <li>Updated Table 2 and Table 28.</li> </ul>   |
| June 2013     | 3.3     | Updated Table 23, Table 28, Table 51, and Table 55.  |
| May 2013      | 3.2     | <ul> <li>Added Table 23.</li> <li>Updated Table 5, Table 22, Table 26, and Table 57.</li> <li>Updated Figure 6, Figure 7, Figure 8, and Figure 9.</li> </ul>   |
| March 2013    | 3.1     | <ul> <li>Updated Table 2, Table 6, Table 7, Table 8, Table 19, Table 22, Table 26, Table 29, Table 52.</li> <li>Updated "Maximum Allowed Overshoot and Undershoot Voltage".</li> </ul>   |
| December 2012 | 3.0     | Initial release.   |

