

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	17110
Number of Logic Elements/Cells	362000
Total RAM Bits	19822592
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.12V ~ 1.18V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfb3h4f35i3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Condition	Minimum <sup>(1)</sup>	Typical	Maximum <sup>(1)</sup>	Unit
		3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
<b>1</b> 7	I/O buffers power supply	1.8 V	1.71	1.8	1.89	V
$V_{CCIO}$	1/O bullers power supply	1.5 V	1.425	1.5	1.575	V
		1.35 V	1.283	1.35	1.418	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCD_FPLL</sub>	PLL digital voltage regulator power supply	_	1.425	1.5	1.575	V
V <sub>CCA_FPLL</sub>	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V <sub>I</sub>	DC input voltage	_	-0.5	_	3.6	V
V <sub>O</sub>	Output voltage	_	0	_	V <sub>CCIO</sub>	V
Т	Operating junction temperature	Commercial	0	_	85	°C
$T_{J}$	Operating junction temperature	Industrial	-40	_	100	°C
$t_{RAMP}^{(4)}$	Power supply ramp time	Standard POR	200 μs	_	100 ms	_
'RAMP'	Tower supply ramp time	Fast POR	200 μs	_	4 ms	_

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



<sup>(1)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

This is also applicable to HPS power supply. For HPS power supply, refer to  $t_{RAMP}$  specifications for standard POR when HPS\_PORSEL = 0 and  $t_{RAMP}$  specifications for fast POR when HPS\_PORSEL = 1.

# **Transceiver Specifications for Arria V GT and ST Devices**

Table 1-26: Reference Clock Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Tran	sceiver Speed Gra	ide 3	Unit	
Symbol/Description	Min Typ Max	Offic				
Supported I/O standards	1.2 V PCML, 1.4 VPCML,	1.5 V PCML, 2.5	V PCML, Differe	ential LVPECL <sup>(40)</sup> ,	HCSL, and LVDS	
Input frequency from REFCLK input pins	_	27	_	710	MHz	
Rise time	Measure at ±60 mV of differential signal <sup>(41)</sup>	_		400	ps	
Fall time	Measure at ±60 mV of differential signal <sup>(41)</sup>	_	_	400	ps	
Duty cycle	_	45	_	55	%	
Peak-to-peak differential input voltage	_	200	_	300 <sup>(42)</sup> /2000	mV	
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30	_	33	kHz	
Spread-spectrum downspread	PCIe	_	0 to -0.5%	_	_	
On-chip termination resistors	_	_	100	_	Ω	
V <sub>ICM</sub> (AC coupled)	_	_	1.2	_	V	
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250		550	mV	

Send Feedback

<sup>(40)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

<sup>(41)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.

<sup>(42)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Quartus Prime 1st		Quartus Prime V <sub>OD</sub> Setting						
Post Tap Pre- Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit
16	_	_	9.56	7.73	6.49	_	_	dB
17	_	_	10.43	8.39	7.02	_	_	dB
18	_	_	11.23	9.03	7.52	_	_	dB
19	_	_	12.18	9.7	8.02	_	_	dB
20	_	_	13.17	10.34	8.59	_	_	dB
21	_	_	14.2	11.1	_	_	_	dB
22	_	_	15.38	11.87	_	_	_	dB
23	_	_	_	12.67	_	_	_	dB
24	_	_	_	13.48	_	_	_	dB
25	_	_	_	14.37	_	_	_	dB
26	_	_	_	_	_	_	_	dB
27	_	_	_	_	_	_	_	dB
28	_	_	_	_	_	_	_	dB
29	_	_	_	_	_	_	_	dB
30	_	_	_	_	_	_	_	dB
31	_	_	_	_	_	_	_	dB

#### **Related Information**

**SPICE Models for Altera Devices** 

Provides the Arria V HSSI HSPICE models.

# **Transceiver Compliance Specification**

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Table 1-34: Transceiver Compliance Specification for All Supported Protocol for Arria V GX, GT, SX, and ST Devices

Protocol	Sub-protocol	Data Rate (Mbps)
	PCIe Gen1	2,500
PCIe	PCIe Gen2	5,000
	PCIe Cable	2,500
XAUI	XAUI 2135	3,125
	SRIO 1250 SR	1,250
	SRIO 1250 LR	1,250
	SRIO 2500 SR	2,500
	SRIO 2500 LR	2,500
	SRIO 3125 SR	3,125
Serial RapidIO® (SRIO)	SRIO 3125 LR	3,125
Serial Rapidio (SRIO)	SRIO 5000 SR	5,000
	SRIO 5000 MR	5,000
	SRIO 5000 LR	5,000
	SRIO_6250_SR	6,250
	SRIO_6250_MR	6,250
	SRIO_6250_LR	6,250

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>IN</sub> Input c		−3 speed grade	5	_	800(61)	MHz
	Input clock from on av	-4 speed grade	5	_	800(61)	MHz
1IN	Input clock frequency	−5 speed grade	5	_	750 <sup>(61)</sup>	MHz
		-6 speed grade	5	_	625(61)	MHz
$f_{\mathrm{INPFD}}$	Integer input clock frequency to the phase frequency detector (PFD)	_	5	_	325	MHz
$f_{\mathrm{FINPFD}}$	Fractional input clock frequency to the PFD	_	50	_	160	MHz
		-3 speed grade	600	_	1600	MHz
f (62)	PLL voltage-controlled oscillator	−4 speed grade	600	_	1600	MHz
IVCO,	(VCO) operating range	−5 speed grade	600	_	1600	MHz
		−6 speed grade	600	_	1300	MHz
t <sub>EINDUTY</sub>	Input clock or external feedback clock input duty cycle	_	40	_	60	%
		−3 speed grade	_	_	500(63)	MHz
ť	Output frequency for internal global or	−4 speed grade	_	_	500(63)	MHz
<sup>1</sup> OUT	regional clock	−5 speed grade	_	_	500(63)	MHz
f <sub>FINPFD</sub>		−6 speed grade	_	_	400(63)	MHz

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet

<sup>(61)</sup> This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

The VCO frequency reported by the Quartus Prime software takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

 $<sup>^{(63)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.

#### **HPS Clock Performance**

Table 1-48: HPS Clock Performance for Arria V Devices

Symbol/Description	-l3	-C4	−C5, −I5	-C6	Unit
mpu_base_clk (microprocessor unit clock)	1050	925	800	700	MHz
main_base_clk (L3/L4 interconnect clock)	400	400	400	350	MHz
h2f_user0_clk	100	100	100	100	MHz
h2f_user1_clk	100	100	100	100	MHz
h2f_user2_clk	200	200	200	160	MHz

### **HPS PLL Specifications**

#### **HPS PLL VCO Frequency Range**

Table 1-49: HPS PLL VCO Frequency Range for Arria V Devices

Description	Speed Grade	Minimum	Maximum	Unit
	-C5, -I5, -C6	320	1,600	MHz
VCO range	-C4	320	1,850	MHz
	-I3	320	2,100	MHz

## **HPS PLL Input Clock Range**


The HPS PLL input clock range is 10 – 50 MHz. This clock range applies to both HPS\_CLK1 and HPS\_CLK2 inputs.

#### **Related Information**

#### **Clock Select, Booting and Configuration chapter**

Provides more information about the clock range for different values of clock select (CSEL).

Figure 1-11: SD/MMC Timing Diagram



#### **Related Information**

Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual

Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

#### **USB Timing Characteristics**

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices


Symbol	Description	Min	Тур	Max	Unit
$T_{clk}$	USB CLK clock period	_	16.67	_	ns
$T_d$	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	_	11	ns
$T_{su}$	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	_		ns
$T_h$	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	_	<u>—</u>	ns

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



Figure 1-19: NAND Data Write Timing Diagram



Term	Definition
$t_{ m FALL}$	Signal high-to-low transition time (80–20%)
t <sub>INCCJ</sub>	Cycle-to-cycle jitter tolerance on the PLL clock input
t <sub>OUTPJ_IO</sub>	Period jitter on the GPIO driven by a PLL
t <sub>OUTPJ_DC</sub>	Period jitter on the dedicated clock output driven by a PLL
$t_{ m RISE}$	Signal low-to-high transition time (20–80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(Receiver\ Input\ Clock\ Frequency\ Multiplication\ Factor) = t_C/w)$
V <sub>CM(DC)</sub>	DC common mode input voltage.
V <sub>ICM</sub>	Input common mode voltage—The common mode of the differential signal at the receiver.
$ m V_{ID}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V <sub>DIF(AC)</sub>	AC differential input voltage—Minimum AC input differential voltage required for switching.
V <sub>DIF(DC)</sub>	DC differential input voltage— Minimum DC input differential voltage required for switching.
$ m V_{IH}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V <sub>IH(AC)</sub>	High-level AC input voltage
V <sub>IH(DC)</sub>	High-level DC input voltage
$ m V_{IL}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V <sub>IL(AC)</sub>	Low-level AC input voltage
V <sub>IL(DC)</sub>	Low-level DC input voltage
V <sub>OCM</sub>	Output common mode voltage—The common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
V <sub>SWING</sub>	Differential input voltage
$V_X$	Input differential cross point voltage

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



Date	Version	Changes
November 2012	3.0	<ul> <li>Updated Table 2, Table 4, Table 9, Table 14, Table 16, Table 17, Table 20, Table 21, Table 25, Table 29, Table 36, Table 56, Table 57, and Table 60.</li> <li>Removed table: Transceiver Block Jitter Specifications for Arria V Devices.</li> <li>Added HPS information: <ul> <li>Added "HPS Specifications" section.</li> <li>Added Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, and Table 50.</li> <li>Added Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, Figure 16, Figure 17, Figure 18, and Figure 19.</li> <li>Updated Table 3 and Table 5.</li> </ul> </li> </ul>
October 2012	2.4	<ul> <li>Updated Arria V GX V<sub>CCR_GXBL/R</sub>, V<sub>CCT_GXBL/R</sub>, and V<sub>CCL_GXBL/R</sub> minimum and maximum values, and data rate in Table 4.</li> <li>Added receiver V<sub>ICM</sub> (AC coupled) and V<sub>ICM</sub> (DC coupled) values, and transmitter V<sub>OCM</sub> (AC coupled) and V<sub>OCM</sub> (DC coupled) values in Table 20 and Table 21.</li> </ul>
August 2012	2.3	Updated the SERDES factor condition in Table 30.
July 2012	2.2	<ul> <li>Updated the maximum voltage for V<sub>I</sub> (DC input voltage) in Table 1.</li> <li>Updated Table 20 to include the Arria V GX -I3 speed grade.</li> <li>Updated the minimum value of the fixedclk clock frequency in Table 20 and Table 21.</li> <li>Updated the SERDES factor condition in Table 30.</li> <li>Updated Table 50 to include the IOE programmable delay settings for the Arria V GX -I3 speed grade.</li> </ul>
June 2012	2.1	Updated $V_{CCR\_GXBL/R}$ , $V_{CCT\_GXBL/R}$ , and $V_{CCL\_GXBL/R}$ values in Table 4.

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



#### **Transceiver Power Supply Requirements**

Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

Conditions	VCCR_GXB and VCCT_GXB (122)	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:	1.05			
<ul><li>Data rate &gt; 10.3 Gbps.</li><li>DFE is used.</li></ul>				
If ANY of the following conditions are true (123):	1.0	3.0		
<ul> <li>ATX PLL is used.</li> <li>Data rate &gt; 6.5Gbps.</li> <li>DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.</li> </ul>			1.5	V
If ALL of the following conditions are true:	0.85	2.5		
ATX PLL is not used.				
<ul> <li>Data rate ≤ 6.5Gbps.</li> </ul>				
DFE, AEQ, and EyeQ are not used.				

#### **DC Characteristics**

#### **Supply Current**

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

Altera Corporation Arria V GZ Device Datasheet



<sup>(122)</sup> If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to 0.85 V, they can be shared with the VCC core supply.

<sup>(123)</sup> Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

Symbol	Description	Conditions	Calibration Ac	Unit	
Syllibol	Description	Conditions	C3, I3L	C4, I4	Offic
25- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%
50-Ω R <sub>S</sub>	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%
34-Ω and 40-Ω $R_{S}$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2 V	±15	±15	%
$48$ - $\Omega$ , $60$ - $\Omega$ , $80$ - $\Omega$ , and $240$ - $\Omega$ R <sub>S</sub>	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)	V <sub>CCIO</sub> = 1.2 V	±15	±15	%
50-Ω R <sub>T</sub>	Internal parallel termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2 V	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration ( $20-\Omega$ , $30-\Omega$ , $40-\Omega$ , $60-\Omega$ , and $120-\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25 V	-10 to +40	-10 to +40	%
60- $\Omega$ and 120- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)	V <sub>CCIO</sub> = 1.2	-10 to +40	-10 to +40	%
25-Ω R <sub>S_left_shift</sub>	Internal left shift series termination with calibration (25- $\Omega$ R <sub>S_left_shift</sub> setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%

# Table 2-11: OCT Without Calibration Resistance Tolerance Specifications for Arria V GZ Devices

Symbol	Description	Conditions	Resistance	Unit	
	Description	Conditions	C3, I3L	C4, I4	Onit
25- $\Omega$ R, 50- $\Omega$ R <sub>S</sub>	Internal series termination without calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0 and 2.5 V	±40	±40	%



I/O Standard		V <sub>CCIO</sub> (\	/)	V <sub>DIF</sub>	<sub>(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)	
i/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max	
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	_	$0.5 \times V_{CCIO}$	_	$0.4 \times V_{\rm CCIO}$	0.5 × V <sub>CC</sub> IO	$0.6 \times V_{\rm CCIO}$	0.3	V <sub>CCIO</sub> + 0.48	
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 × V <sub>CCIO</sub> – 0.12	$0.5 \times V_{CCIO}$	$0.5 \times V_{\rm CCIO} \\ + 0.12$	$0.4 \times V_{\rm CCIO}$	0.5 × V <sub>CC</sub> IO	0.6 × V <sub>CCIO</sub>	0.44	0.44	

Table 2-21: Differential I/O Standard Specifications for Arria V GZ Devices

I/O Standard	Vo	V <sub>CCIO</sub> (V) <sup>(128)</sup> V <sub>ID</sub> (mV) <sup>(129)</sup>			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(130)</sup>			V <sub>OCM</sub> (V) (130)				
i/O Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to the "Transceiver Performance Specifications" section.															
2.5 V LVDS	2.375	2.5	2.625	100	V <sub>CM</sub> =		0.05	$D_{MAX} \le 700 \text{ Mbps}$	1.8	0.247	_	0.6	1.125	1.25	1.375
(131)	2.373	2.3	2.023	100	1.25 V	_	1.05	D <sub>MAX</sub> > 700 Mbps	1.55	0.247	_	0.6	1.125	1.25	1.375
BLVDS (132)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_	_	_	_

 $<sup>^{\</sup>left(128\right)}\,$  Differential inputs are powered by VCCPD which requires 2.5 V.



<sup>(129)</sup> The minimum VID value is applicable over the entire common mode range, VCM.

<sup>(130)</sup> RL range:  $90 \le RL \le 110 \Omega$ .

<sup>(131)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

<sup>(132)</sup> There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. They depend on the system topology.

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>INCCJ</sub> (171), (172)	Input clock cycle-to-cycle jitter ( $f_{REF} \ge 100 \text{ MHz}$ )	_	_	0.15	UI (p-p)
INCCJ , ,	Input clock cycle-to-cycle jitter ( $f_{REF}$ < 100 MHz)	-750	_	+750	ps (p-p)
t (173)	Period Jitter for dedicated clock output in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	175	ps (p-p)
t <sub>OUTPJ_DC</sub> (173)	Period Jitter for dedicated clock output in integer PLL ( $f_{OUT}$ < 100 Mhz)	_	_	17.5	mUI (p-p)
t (173)	Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	250 <sup>(176)</sup> , 175 <sup>(174)</sup>	ps (p-p)
t <sub>FOUTPJ_DC</sub> (173)	Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT}$ < 100 MHz)	_	_	25 <sup>(176)</sup> , 17.5 <sup>(174)</sup>	mUI (p-p)
t (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	175	ps (p-p)
t <sub>OUTCCJ_DC</sub> (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ( $f_{OUT}$ < 100 MHz)	_	_	17.5	mUI (p-p)
t(173)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	250 <sup>(176)</sup> , 175 <sup>(174)</sup>	ps (p-p)
t <sub>FOUTCCJ_DC</sub> (173)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT}$ < 100 MHz)	_	_	25 <sup>(176)</sup> , 17.5 <sup>(174)</sup>	mUI (p-p)



 $<sup>^{(171)}</sup>$  A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

The  $f_{REF}$  is fIN/N specification applies when N = 1.

Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 must be  $\geq$  1200 MHz.

Description	Min	Тур	Max	Unit
Diode ideality factor	1.006	1.008	1.010	_

# **Periphery Performance**

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

**Note:** The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## **High-Speed I/O Specification**

#### **High-Speed Clock Specifications**

### Table 2-39: High-Speed Clock Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

Arria V GZ devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 230 Mbps
- True mini-LVDS output standard with data rates of up to 340 Mbps

Altera Corporation Arria V GZ Device Datasheet



Symbol	Conditions		C3, I3L			- Unit		
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Onit
	SERDES factor $J = 3$ to 10 (182), (183)	(184)	_	1250	(184)	_	1050	Mbps
True Differential I/O Standards - f <sub>HSDR</sub> (data rate)	SERDES factor $J \ge 4$ LVDS TX with DPA (185), (186), (187), (188)	(184)	_	1600	(184)	_	1250	Mbps
	SERDES factor J = 2, uses DDR Registers	(184)	_	(189)	(184)	_	(189)	Mbps
	SERDES factor J = 1, uses SDR Register	(184)	_	(189)	(184)	_	(189)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate)	SERDES factor $J = 4$ to $10^{(191)}$	(184)	_	840	(184)	_	840	Mbps

<sup>(182)</sup> If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

- (185) Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.
- (186) Requires package skew compensation with PCB trace length.
- (187) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (188) Chip-to-chip communication only with a maximum load of 5 pF.
- (189) The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (191) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Altera Corporation

Arria V GZ Device Datasheet



The  $F_{MAX}$  specification is based on the fast clock used for serial data. The interface  $F_{MAX}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(184)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

Symbol	Conditions		C3, I3L	-		- Unit		
Зуппон	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
t <sub>x Jitter</sub> - True Differential I/O	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	160	_	_	160	ps
Standards	Total Jitter for Data Rate < 600 Mbps	_	_	0.1	_	_	0.1	UI
t <sub>x Jitter</sub> - Emulated Differential I/O Standards with Three	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	300	_	_	325	ps
External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	_	_	0.2	_		0.25	UI
$t_{ m DUTY}$	Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	%
	True Differential I/O Standards	_	_	200		_	200	ps
$t_{RISE} \& t_{FALL}$	Emulated Differential I/O Standards with three external output resistor networks	_	_	250	_	_	300	ps
	True Differential I/O Standards	_	_	150	_	_	150	ps
TCCS	Emulated Differential I/O Standards	_	_	300	_	_	300	ps

# **Receiver High-Speed I/O Specifications**


# Table 2-41: Receiver High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



Figure 2-5: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



### Non DPA Mode High-Speed I/O Specifications

#### Table 2-46: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

Symbol	Conditions -	C3, I3L				Unit		
		Min	Тур	Max	Min	Тур	Max	Onit
Sampling Window	_	_	_	300	_	_	300	ps

Altera Corporation


Arria V GZ Device Datasheet



# **Passive Serial Configuration Timing**

#### **Figure 2-10: PS Configuration Timing Waveform**

Timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.



#### Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF\_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the Device and Pins Option.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.



Term	Definition
	Single-Ended Waveform  Positive Channel (p) = V <sub>OH</sub> Negative Channel (n) = V <sub>OL</sub> Ground
	Differential Waveform
$f_{ m HSCLK}$	Left and right PLL input clock frequency.
$f_{ m HSDR}$	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA.
f <sub>HSDRDPA</sub>	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.
J	High-speed I/O block—Deserialization factor (width of parallel data bus).

Altera Corporation Arria V GZ Device Datasheet

