
Intel - 5AGXFB3H4F35I5 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	17110
Number of Logic Elements/Cells	362000
Total RAM Bits	19822592
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfb3h4f35i5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Caution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1-1: Absolute Maximum Ratings for Arria V Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Core voltage power supply	-0.50	1.43	V
V _{CCP}	Periphery circuitry, PCIe [®] hardIP block, and transceiver physical coding sublayer (PCS) power supply	-0.50	1.43	V
V _{CCPGM}	Configuration pins power supply	-0.50	3.90	V
V _{CC_AUX}	Auxiliary supply	-0.50	3.25	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.50	3.90	V
V _{CCPD}	I/O pre-driver power supply	-0.50	3.90	V
V _{CCIO}	I/O power supply	-0.50	3.90	V
V _{CCD_FPLL}	Phase-locked loop (PLL) digital power supply	-0.50	1.80	V
V _{CCA_FPLL}	PLL analog power supply	-0.50	3.25	V
V _{CCA_GXB}	Transceiver high voltage power	-0.50	3.25	V
V _{CCH_GXB}	Transmitter output buffer power	-0.50	1.80	V
V _{CCR_GXB}	Receiver power	-0.50	1.50	V
V _{CCT_GXB}	Transmitter power	-0.50	1.50	V
V _{CCL_GXB}	Transceiver clock network power	-0.50	1.50	V
VI	DC input voltage	-0.50	3.80	V
V _{CC_HPS}	HPS core voltage and periphery circuitry power supply		1.43	V
V _{CCPD_HPS}	HPS I/O pre-driver power supply	-0.50	3.90	V
V _{CCIO_HPS}	HPS I/O power supply	-0.50	3.90	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins power supply	-0.50	3.90	V



Symbol	Description	Minimum	Maximum	Unit
V _{CCPLL_HPS}	HPS PLL analog power supply	-0.50	3.25	V
V _{CC_AUX_SHARED}	HPS auxiliary power supply	-0.50	3.25	V
I _{OUT}	DC output current per pin	-25	40	mA
T _J	Operating junction temperature		125	°C
T _{STG}	Storage temperature (no bias)	-65	150	°C

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

Table 1-2: Maximum Allowed Overshoot During Transitions for Arria V Devices

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

1-3



Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

I/O Standard	V _{II}	_{-(DC)} (V)	V _{IH(DC)} (V)		V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL} ⁽¹⁴⁾	I _{OH} ⁽¹⁴⁾ (mA)
i/O Stanuaru	Min	Мах	Min	Мах	Max	Min	Мах	Min	(mA)	IOH, (IIIIA)
SSTL-2 Class I	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	$V_{CCIO} + 0.3$	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.608	V _{TT} + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	$V_{CCIO} + 0.3$	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	$V_{CCIO} + 0.3$	V _{REF} – 0.25	V _{REF} + 0.25	V _{TT} – 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	$V_{CCIO} + 0.3$	V _{REF} – 0.25	V _{REF} + 0.25	0.28	V _{CCIO} – 0.28	13.4	-13.4
SSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	—	V _{REF} – 0.1	V _{REF} + 0.1		V _{REF} – 0.175	V _{REF} + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	—	V_{REF} – 0.09	$V_{REF} + 0.09$		V _{REF} – 0.16	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$	$0.8 \times V_{\rm CCIO}$		—
SSTL-125	—	$V_{REF} - 0.85$	$V_{REF} + 0.85$		V _{REF} – 0.15	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
HSTL-18 Class I		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCIO} – 0.4	8	-8
HSTL-18 Class II		V _{REF} – 0.1	V _{REF} + 0.1		V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCIO} – 0.4	16	-16
HSTL-15 Class I		V _{REF} – 0.1	V _{REF} + 0.1		V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCIO} – 0.4	8	-8



⁽¹⁴⁾ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

I/O Standard	V _{IL}	_{.(DC)} (V)	V _{IH(DC)} (V)		V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	I _{OL} ⁽¹⁴⁾	I _{OH} ⁽¹⁴⁾ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	OH (יעייי)
HSTL-15 Class II	—	V _{REF} – 0.1	$V_{REF} + 0.1$	—	V _{REF} – 0.2	$V_{REF} + 0.2$	0.4	V _{CCIO} – 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8
HSTL-12 Class II	-0.15	V _{REF} – 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	16	-16
HSUL-12	—	V _{REF} - 0.13	V _{REF} + 0.13	_	V _{REF} – 0.22	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$		_

Differential SSTL I/O Standards

Table 1-17: Differential SSTL I/O Standards for Arria V Devices

I/O Standard		V _{CCIO} (V)		V _{SW}	_{ING(DC)} (V)	V _{X(AC)} (V)			V _{SWING(AC)} (V)		
	Min	Тур	Max	Min	Мах	Min	Тур	Мах	Min	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	$V_{CCIO} + 0.6$	V _{CCIO} /2 – 0.2	_	V _{CCIO} /2 + 0.2	0.62	$V_{CCIO} + 0.6$	
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	$V_{CCIO} + 0.6$	V _{CCIO} /2 – 0.175	_	V _{CCIO} /2 + 0.175	0.5	$V_{CCIO} + 0.6$	
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(15)	V _{CCIO} /2 – 0.15	—	V _{CCIO} /2 + 0.15	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$	
SSTL-135	1.283	1.35	1.45	0.18	(15)	V _{CCIO} /2 – 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15	2(V _{IH(AC)} – V _{REF})	$2(V_{IL(AC)} - V_{REF})$	

⁽¹⁴⁾ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.



 $^{^{(15)}}$ The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).

Table 1-21: Transceiver Clocks Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transc	eiver Speed G	irade 4	Transc	eiver Speed C	Unit		
Symbol/Description	Condition	Min	Тур	Мах	Min	Тур	Max	onic	
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	_	MHz	
Transceiver Reconfigura- tion Controller IP (mgmt_ clk_clk) clock frequency	—	75	_	125	75	_	125	MHz	

Table 1-22: Receiver Specifications for Arria V GX and SX Devices

Sumbol/Doccription	Condition	Transc	eiver Speed G	irade 4	Transc	Unit		
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Supported I/O standards]	1.5 V PCML,	2.5 V PCML,	LVPECL, an	d LVDS		
Data rate ⁽²⁸⁾	_	611	_	6553.6	611	_	3125	Mbps
Absolute V_{MAX} for a receiver pin ⁽²⁹⁾	_		_	1.2	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	—			1.6			1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration	_			2.2			2.2	V



 ⁽²⁸⁾ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
 ⁽²⁹⁾ The device cannot tolerate prolonged operation at this absolute maximum.

1-40 Transceiver Compliance Specification

Quartus Prime 1st			Quar	tus Prime V _{OD} Se	etting			
Post Tap Pre- Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit
16	_	_	9.56	7.73	6.49		_	dB
17	_	_	10.43	8.39	7.02		_	dB
18	_		11.23	9.03	7.52		_	dB
19	_		12.18	9.7	8.02		_	dB
20	_	_	13.17	10.34	8.59	_	_	dB
21	_	_	14.2	11.1	—	_	_	dB
22	_		15.38	11.87			_	dB
23	_	_	—	12.67	—		_	dB
24	_			13.48	_		_	dB
25	_			14.37	—		_	dB
26	_	_	_		_	_	_	dB
27	_				_		_	dB
28							_	dB
29	_				—		_	dB
30	_				_		_	dB
31							—	dB

Related Information

SPICE Models for Altera Devices

Provides the Arria V HSSI HSPICE models.

Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.



AV-51002 2017.02.10

Symbol	Condition		-I3, -C4			-l5, -C5		-C6			Unit
Symbol	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	SERDES factor J ≥ 8 ⁽⁷⁶⁾⁽⁷⁸⁾ , LVDS TX with RX DPA	(77)		1600	(77)		1500	(77)	_	1250	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	(77)		(79)	(77)		(79)	(77)	_	(79)	Mbps
Emulated Differential I/ O Standards with Three External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor $J = 4$ to $10^{(81)}$	(77)		945	(77)		945	(77)		945	Mbps
Emulated Differential I/ O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor $J = 4$ to $10^{(81)}$	(77)		200	(77)		200	(77)		200	Mbps
t _{x Jitter} -True Differential I/O Standards	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps			160			160		_	160	ps
	Total Jitter for Data Rate < 600 Mbps			0.1	_	_	0.1	—	_	0.1	UI




 $^{^{(78)}}$ The V_{CC} and V_{CCP} must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽⁷⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}), provided you can close the design timing and the signal integrity simulation is clean.

⁽⁸⁰⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

⁽⁸¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Figure 1-18: NAND Address Latch Timing Diagram







Term	Definition						
t _{FALL}	Signal high-to-low transition time (80–20%)						
t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input						
t _{OUTPJ_IO}	Period jitter on the GPIO driven by a PLL						
t _{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL						
t _{RISE}	Signal low-to-high transition time (20–80%)						
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/$ (Receiver Input Clock Frequency Multiplication Factor) = t_C/w)						
V _{CM(DC)}	DC common mode input voltage.						
V _{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.						
V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.						
V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.						
V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.						
V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.						
V _{IH(AC)}	High-level AC input voltage						
V _{IH(DC)}	High-level DC input voltage						
V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.						
V _{IL(AC)}	Low-level AC input voltage						
V _{IL(DC)}	Low-level DC input voltage						
V _{OCM} Output common mode voltage—The common mode of the differential signal at the transmitter.							
VODOutput differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.							
V _{SWING}	Differential input voltage						
V _X	Input differential cross point voltage						

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation

1-96 Document Revision History

Date	Version	Changes
June 2015	2015.06.16	• Added the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Arria V Devices table:
		True RSDS output standard: data rates of up to 360 Mbps
		True mini-LVDS output standard: data rates of up to 400 Mbps
		 Added note in the condition for Transmitter—Emulated Differential I/O Standards f_{HSDR} data rate parameter in the High-Speed I/O Specifications for Arria V Devices table. Note: When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.
		Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.
		Updated T _h location in I ² C Timing Diagram.
		Updared T _{wp} location in NAND Address Latch Timing Diagram.
		 Corrected the unit for t_{DH} from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices table.
		• Updated the maximum value for t _{CO} from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices table.
		• Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.
		FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1
		• FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is >1
		AS Configuration Timing Waveform
		PS Configuration Timing Waveform



Symbol	Description	Minimum ⁽¹¹⁸⁾	Typical	Maximum ⁽¹¹⁸⁾	Unit		
		0.82	0.85	0.88			
V _{CCR_GXBL} ⁽¹²¹⁾	Receiver analog power supply (left side)	0.97	1.0	1.03	V		
		1.03	1.05	1.07			
		0.82	0.85	0.88			
V _{CCR_GXBR} ⁽¹²¹⁾	Receiver analog power supply (right side)	0.97	1.0	1.03	V		
		1.03	1.05	1.07			
		0.82	0.85	0.88			
V _{CCT_GXBL} ⁽¹²¹⁾	Transmitter analog power supply (left side)	0.97	1.0	1.03	V		
		1.03	1.05	1.07			
		0.82	0.85	0.88			
V _{CCT_GXBR} ⁽¹²¹⁾	Transmitter analog power supply (right side)	0.97	1.0	1.03	V		
		1.03	1.05	1.07			
V _{CCH_GXBL}	Transmitter output buffer power supply (left side)	1.425	1.5	1.575	V		
V _{CCH_GXBR}	Transmitter output buffer power supply (right side)	1.425	1.5	1.575	V		



⁽¹¹⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹²¹⁾ This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rate up to 6.5 Gbps, you can connect this supply to 0.85 V.

Symbol	Description	Conditions	Calibration Ac	Unit		
Symbol	Description	Conditions	C3, I3L	C4, I4		
25-Ω R _S	Internal series termination with calibration (25- Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%	
50-Ω R _S	Internal series termination with calibration (50- Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%	
34- Ω and 40- Ω R _S	Internal series termination with calibration (34- Ω and 40- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25, 1.2 V	±15	±15	%	
48-Ω, 60-Ω, 80-Ω, and 240-Ω R _S	Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 240- Ω setting)	$V_{CCIO} = 1.2 V$	±15	±15	%	
50-Ω R _T	Internal parallel termination with calibration (50- Ω setting)	V _{CCIO} = 2.5, 1.8, 1.5, 1.2 V	-10 to +40	-10 to +40	%	
20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω $R_{\rm T}$	Internal parallel termination with calibration ($20-\Omega$, $30-\Omega$, $40-\Omega$, $60-\Omega$, and $120-\Omega$ setting)	V _{CCIO} = 1.5, 1.35, 1.25 V	-10 to +40	-10 to +40	%	
60- Ω and 120- Ω $R_{\rm T}$	Internal parallel termination with calibration (60- Ω and 120- Ω setting)	$V_{CCIO} = 1.2$	-10 to +40	-10 to +40	%	
25- $\Omega R_{S_left_shift}$	Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	±15	±15	%	

Table 2-11: OCT Without Calibration Resistance Tolerance Specifications for Arria V GZ Devices

Symbol	Description	Conditions	Resistance	Unit	
Symbol	Description	Conditions	C3, I3L	C4, I4	Onit
- 8	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 3.0 and 2.5 V	±40	±40	%



Hot Socketing

Table 2-14: Hot Socketing Specifications for Arria V GZ Devices

Symbol	Description	Maximum
I _{IOPIN (DC)}	DC current per I/O pin	300 µA
I _{IOPIN (AC)}	AC current per I/O pin	8 mA ⁽¹²⁴⁾
I _{XCVR-TX (DC)}	DC current per transceiver transmitter pin	100 mA
I _{XCVR-RX (DC)}	DC current per transceiver receiver pin	50 mA

Internal Weak Pull-Up Resistor

Table 2-15: Internal Weak Pull-Up Resistor for Arria V GZ Devices

All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins. The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k Ω .

Symbol	Description	V _{CCIO} Conditions (V) ⁽¹²⁵⁾	Value ⁽¹²⁶⁾	Unit
		3.0 ±5%	25	kΩ
		2.5 ±5%	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option.	1.8 ±5%	25	kΩ
R_{PU}		1.5 ±5%	25	kΩ
		1.35 ±5%	25	kΩ
		1.25 ±5%	25	kΩ
		1.2 ±5%	25	kΩ

⁽¹²⁴⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.





 $^{^{(125)}}$ The pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

 $^{^{(126)}}$ These specifications are valid with a ±10% tolerance to cover changes over PVT.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit	
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Max	Onit	
Supported data range	_	600		3250/ 3125 ⁽¹⁵⁸⁾	600	_	3250/ 3125 ⁽¹⁵⁸⁾	Mbps	
t _{pll_powerdown} ⁽¹⁵⁹⁾	_	1			1	_		μs	
t _{pll_lock} ⁽¹⁶⁰⁾				10			10	μs	

Related Information

Arria V Device Overview

For more information about device ordering codes.

Clock Network Data Rate

Table 2-29: Clock Network Maximum Data Rate Transmitter Specifications

Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

	ATX PLL			CMU PLL ⁽¹⁶¹⁾			fPLL		
Clock Network	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)		Non-bonded Mode (Gbps)	Bonded Mode (Gbps)		Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
x1 ⁽¹⁶²⁾	12.5	_	6	12.5	_	6	3.125	_	3
x6 ⁽¹⁶²⁾	_	12.5	6	_	12.5	6	_	3.125	6
x6 PLL Feedback ⁽¹⁶³⁾	_	12.5	Side-wide	_	12.5	Side-wide	_		_

⁽¹⁵⁸⁾ When you use fPLL as a TXPLL of the transceiver.



 $^{^{(159)}}$ t_{pll_powerdown} is the PLL powerdown minimum pulse width.

⁽¹⁶⁰⁾ $t_{pll \ lock}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽¹⁶²⁾ Channel span is within a transceiver bank.

⁽¹⁶³⁾ Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

2-32 Standard PCS Data Rate

Clock Network	ATX PLL			CMU PLL ⁽¹⁶¹⁾			fPLL		
	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
xN (PCIe)	_	8.0	8	_	5.0	8	_	_	_
xN (Native PHY IP)	8.0	8.0 8.01 to 9.8304	Up to 13 channels above and below PLL Up to 7 channels above and below PLL	7.99	7.99	Up to 13 channels above and below PLL	3.125	3.125	Up to 13 channels above and below PLL

Standard PCS Data Rate

Table 2-30: Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices

The maximum data rate is also constrained by the transceiver speed grade. Refer to the "Commercial and Industrial Speed Grade Offering for Arria V GZ Devices" table for the transceiver speed grade.

Mode ⁽¹⁶⁴⁾ Transceiver Speed Grade		PMA Width	20	20	16	16	10	10	8	8
	PCS/Core Width	40	20	32	16	20	10	16	8	
FIFO 2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76	
	3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽¹⁶⁴⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



Symbol	Conditions	C3, I3L			C4, I4			Unit	
Symbol	Conditions	Min	Тур	Мах	Min	Тур	Max	Onic	
True Differential I/O Standards - f _{HSDRDPA} (data rate)	SERDES factor $J = 3$ to 10 (192), (193), (194), (195), (196), (197)	150	_	1250	150		1050	Mbps	
	SERDES factor $J \ge 4$ LVDS RX with DPA (193), (195), (196), (197)	150		1600	150		1250	Mbps	
	SERDES factor J = 2, uses DDR Registers	(198)	_	(199)	(198)	_	(199)	Mbps	
	SERDES factor J = 1, uses SDR Register	(198)		(199)	(198)		(199)	Mbps	
	SERDES factor $J = 3$ to 10	(198)	—	(200)	(198)	_	(200)	Mbps	
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR Registers	(198)	—	(199)	(198)		(199)	Mbps	
	SERDES factor J = 1, uses SDR Register	(198)	_	(199)	(198)	_	(199)	Mbps	

 $^{(192)}$ The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽¹⁹³⁾ Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.

⁽¹⁹⁴⁾ Arria V GZ LVDS serialization and de-serialization factor needs to be x4 and above.

⁽¹⁹⁵⁾ Requires package skew compensation with PCB trace length.

⁽¹⁹⁶⁾ Do not mix single-ended I/O buffer within LVDS I/O bank.

⁽¹⁹⁷⁾ Chip-to-chip communication only with a maximum load of 5 pF.

⁽¹⁹⁸⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

⁽¹⁹⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.

⁽²⁰⁰⁾ You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.



DLL Range Specifications

Table 2-47: DLL Range Specifications for Arria V GZ Devices

Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Parameter	C3, I3L	C4, I4	Unit
DLL operating frequency range	300 - 890	300 - 890	MHz

DQS Logic Block Specifications

Table 2-48: DQS Phase Offset Delay Per Setting for Arria V GZ Devices

The typical value equals the average of the minimum and maximum values.

The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is $[625 \text{ ps} + (10 \times 11 \text{ ps}) \pm 20 \text{ ps}] = 735 \text{ ps} \pm 20 \text{ ps}$.

Speed Grade	Min	Мах	Unit
C3, I3L	8	15	ps
C4, I4	8	16	ps

Table 2-49: DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Arria V GZ Devices


This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -3 speed grade is ± 84 ps or ± 42 ps.

Number of DQS Delay Buffers	C3, I3L	C4, I4	Unit
1	30	32	ps
2	60	64	ps
3	90	96	ps

FPP Configuration Timing when DCLK to DATA[] = 1

Figure 2-7: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1

Timing waveform for FPP configuration when using a MAX[®] II or MAX V device as an external host.



Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. For FPP ×16, use DATA[15..0]. For FPP ×8, use DATA[7..0]. DATA[31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high when the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Arria V GZ Device Datasheet





Symbol	Parameter	Minimum	Maximum	Unit
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	$4 \times maximum$	—	—
		DCLK period		
t _{CD2UM} C	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (8576 × CLKUSR period) (209)	_	_

Related Information

- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 2-57 ٠
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices

Arria V GZ Device Datasheet

Altera Corporation



⁽²⁰⁸⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

⁽²⁰⁹⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

Table 2-57: FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is >1

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nconfig low to conf_done low	-	600	ns
t _{CF2ST0}	nconfig low to nstatus low	-	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	1,506 (210)	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	—	1,506 (211)	μs
t _{CF2CK} (212)	nCONFIG high to first rising edge on DCLK	1,506	_	μs
t _{ST2CK} ⁽²¹²⁾	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	N-1/f _{DCLK} ⁽²¹³⁾	_	S
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	_	S
t _{CLK}	DCLK period	1/f _{MAX}	—	S
f _{MAX}	DCLK frequency (FPP ×8/×16)	—	125	MHz
	DCLK frequency (FPP ×32)	-	100	MHz
t _R	Input rise time	-	40	ns
t _F	Input fall time	-	40	ns
t _{CD2UM}	CONF_DONE high to user mode ⁽²¹⁴⁾	175	437	μs

⁽²¹⁰⁾ You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

⁽²¹¹⁾ You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

 $^{(212)}$ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

 $^{(213)}$ N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.

⁽²¹⁴⁾ The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.

Arria V GZ Device Datasheet

Altera Corporation

