
#### Intel - 5AGXFB3H4F35I5N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 17110  |
| Number of Logic Elements/Cells | 362000   |
| Total RAM Bits                 | 19822592   |
| Number of I/O                  | 544  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.07V ~ 1.13V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 1152-BBGA, FCBGA Exposed Pad                               |
| Supplier Device Package        | 1152-FBGA (35x35)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5agxfb3h4f35i5n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol                     | Description                    | Minimum | Maximum | Unit |
|----------------------------|--------------------------------|---------|---------|------|
| V <sub>CCPLL_HPS</sub>     | HPS PLL analog power supply    | -0.50   | 3.25    | V    |
| V <sub>CC_AUX_SHARED</sub> | HPS auxiliary power supply     | -0.50   | 3.25    | V    |
| I <sub>OUT</sub>           | DC output current per pin      | -25     | 40      | mA   |
| T <sub>J</sub>             | Operating junction temperature | -55     | 125     | °C   |
| T <sub>STG</sub>           | Storage temperature (no bias)  | -65     | 150     | °C   |

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

#### Table 1-2: Maximum Allowed Overshoot During Transitions for Arria V Devices

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

1-3



• Transceiver Specifications for Arria V GT and ST Devices on page 1-29 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

# Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks.

# **Transceiver Performance Specifications**

## Transceiver Specifications for Arria V GX and SX Devices

#### Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

| Symbol/Description                        | Condition   | Trans        | ceiver Speed Gr | ade 4                         | Transc         | eiver Speed G              | irade 6                       | Unit |
|---|---|--------------|-----------------|-------------------------------|----------------|----------------------------|-------------------------------|------|
| Symbol/Description                        | Condition   | Min          | Тур             | Max                           | Min            | Тур                        | Max                           | Onic |
| Supported I/O standards                   | 1.2 V PCM   | L, 1.4 V PCN | IL,1.5 V PCML   | , 2.5 V PCMI                  | L, Differentia | l LVPECL <sup>(23)</sup> , | HCSL, and                     | LVDS |
| Input frequency from<br>REFCLK input pins | _   | 27           |                 | 710                           | 27             |                            | 710                           | MHz  |
| Rise time                                 | Measure at ±60 mV of differential signal <sup>(24)</sup>              |              |                 | 400                           |                |                            | 400                           | ps   |
| Fall time                                 | Measure at $\pm 60 \text{ mV}$ of differential signal <sup>(24)</sup> | _            |                 | 400                           |                |                            | 400                           | ps   |
| Duty cycle                                |   | 45           | —               | 55                            | 45             | _                          | 55                            | %    |
| Peak-to-peak differential input voltage   | _   | 200          | _               | 300 <sup>(25)</sup> /<br>2000 | 200            |                            | 300 <sup>(25)</sup> /<br>2000 | mV   |



<sup>&</sup>lt;sup>(23)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

REFCLK performance requires to meet transmitter REFCLK phase noise specification. (24)

<sup>&</sup>lt;sup>(25)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

| Symbol/Description                               | Condition  | Condition Transceiver Speed Grade 4 |                          |      |     | Transceiver Speed Grade 6 |      |        |  |
|--|--|-------------------------------------|--------------------------|------|-----|---------------------------|------|--------|--|
| Symbol/Description                               | Condition  | Min                                 | Тур                      | Max  | Min | Тур                       | Max  | Unit   |  |
| Spread-spectrum<br>modulating clock<br>frequency | PCI Express <sup>®</sup> (PCIe)                      | 30                                  |                          | 33   | 30  | _                         | 33   | kHz    |  |
| Spread-spectrum<br>downspread                    | PCIe   | —                                   | 0 to -0.5%               | _    |     | 0 to -0.5%                | —    |        |  |
| On-chip termination resistors                    | _  | _                                   | 100                      |      | _   | 100                       | —    | Ω      |  |
| V <sub>ICM</sub> (AC coupled)                    |  | —                                   | 1.1/1.15 <sup>(26)</sup> |      | _   | 1.1/1.15 <sup>(26)</sup>  | —    | V      |  |
| V <sub>ICM</sub> (DC coupled)                    | HCSL I/O standard for<br>the PCIe reference<br>clock | 250                                 | _                        | 550  | 250 | _                         | 550  | mV     |  |
|  | 10 Hz  | —                                   | _                        | -50  | _   | —                         | -50  | dBc/Hz |  |
|  | 100 Hz   | _                                   | _                        | -80  | _   | —                         | -80  | dBc/Hz |  |
| Transmitter REFCLK phase                         | 1 KHz  | —                                   |                          | -110 | _   | —                         | -110 | dBc/Hz |  |
| noise <sup>(27)</sup>                            | 10 KHz   | _                                   | _                        | -120 | _   | _                         | -120 | dBc/Hz |  |
|  | 100 KHz  | —                                   | _                        | -120 | _   | —                         | -120 | dBc/Hz |  |
|  | ≥1 MHz   |                                     |                          | -130 | _   | _                         | -130 | dBc/Hz |  |
| R <sub>REF</sub>                                 | —  | —                                   | 2000 ±1%                 |      | —   | 2000 ±1%                  | _    | Ω      |  |



<sup>&</sup>lt;sup>(26)</sup> For data rate  $\leq$  3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate > 3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

<sup>&</sup>lt;sup>(27)</sup> The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER)  $10^{-12}$ .

### Transceiver Specifications for Arria V GT and ST Devices

| Symbol/Description                         | Condition  | Tran            | sceiver Speed Gra | Unit                            |                |
|--|--|-----------------|-------------------|---------------------------------|----------------|
| Symbol/Description                         | Condition  | Min             | Тур               | Max                             | Onic           |
| Supported I/O standards                    | 1.2 V PCML, 1.4 VPCML                                    | 1.5 V PCML, 2.5 | V PCML, Differe   | ential LVPECL <sup>(40)</sup> , | HCSL, and LVDS |
| Input frequency from REFCLK input pins     | _  | 27              |                   | 710                             | MHz            |
| Rise time                                  | Measure at ±60 mV of differential signal <sup>(41)</sup> |                 |                   | 400                             | ps             |
| Fall time                                  | Measure at ±60 mV of differential signal <sup>(41)</sup> |                 |                   | 400                             | ps             |
| Duty cycle                                 | —  | 45              |                   | 55                              | %              |
| Peak-to-peak differential input voltage    | —  | 200             |                   | 300 <sup>(42)</sup> /2000       | mV             |
| Spread-spectrum modulating clock frequency | PCI Express (PCIe)                                       | 30              |                   | 33                              | kHz            |
| Spread-spectrum downspread                 | PCIe   |                 | 0 to -0.5%        |                                 | —              |
| On-chip termination resistors              | _  |                 | 100               |                                 | Ω              |
| V <sub>ICM</sub> (AC coupled)              | —  | _               | 1.2               | —                               | V              |
| V <sub>ICM</sub> (DC coupled)              | HCSL I/O standard for the PCIe<br>reference clock        | 250             |                   | 550                             | mV             |



<sup>&</sup>lt;sup>(40)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

REFCLK performance requires to meet transmitter REFCLK phase noise specification. (41)

<sup>&</sup>lt;sup>(42)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

| 1-46 | PLL Specifications |
|------|--------------------|
|------|--------------------|

| Symbol  | Parameter                                 | Condition                     | Min | Тур | Max                                       | Unit      |
|---|---|-------------------------------|-----|-----|---|-----------|
| <b>+</b> (67)                                   | Period jitter for dedicated clock output  | $F_{OUT} \ge 100 \text{ MHz}$ | —   | _   | 175                                       | ps (p-p)  |
| t <sub>outpj_dc</sub> <sup>(67)</sup>           | in integer PLL                            | $F_{OUT} < 100 \text{ MHz}$   | —   | _   | 17.5                                      | mUI (p-p) |
| t(67)   | Period jitter for dedicated clock output  | $F_{OUT} \ge 100 \text{ MHz}$ |     |     | 250 <sup>(68)</sup> , 175 <sup>(69)</sup> | ps (p-p)  |
| t <sub>FOUTPJ_DC</sub> <sup>(67)</sup>          | in fractional PLL                         | $F_{OUT} < 100 \text{ MHz}$   |     |     | 25 <sup>(68)</sup> , 17.5 <sup>(69)</sup> | mUI (p-p) |
| t   | Cycle-to-cycle jitter for dedicated clock | $F_{OUT} \ge 100 \text{ MHz}$ | _   |     | 175                                       | ps (p-p)  |
| t <sub>OUTCCJ_DC</sub> <sup>(67)</sup>          | output in integer PLL                     | $F_{OUT} < 100 \text{ MHz}$   | _   |     | 17.5                                      | mUI (p-p) |
| + (67)  | Cycle-to-cycle jitter for dedicated clock | $F_{OUT} \ge 100 \text{ MHz}$ | _   |     | 250 <sup>(68)</sup> , 175 <sup>(69)</sup> | ps (p-p)  |
| t <sub>FOUTCCJ_DC</sub> <sup>(67)</sup>         | output in fractional PLL                  | $F_{OUT} < 100 \text{ MHz}$   | —   |     | 25 <sup>(68)</sup> , 17.5 <sup>(69)</sup> | mUI (p-p) |
| t <sub>OUTPJ_IO</sub> <sup>(67)(70)</sup>       | Period jitter for clock output on a       | $F_{OUT} \ge 100 \text{ MHz}$ | _   |     | 600                                       | ps (p-p)  |
| OUTPJ_IO  | regular I/O in integer PLL                | $F_{OUT} < 100 MHz$           | _   | _   | 60  | mUI (p-p) |
| t <sub>FOUTPJ_IO</sub> <sup>(67)(68)(70)</sup>  | Period jitter for clock output on a       | $F_{OUT} \ge 100 \text{ MHz}$ | —   |     | 600                                       | ps (p-p)  |
| FOUTPJ_IO                                       | regular I/O in fractional PLL             | $F_{OUT} < 100 \text{ MHz}$   |     |     | 60  | mUI (p-p) |
| <b>t</b> (67)(70)                               | Cycle-to-cycle jitter for clock output on | $F_{OUT} \ge 100 \text{ MHz}$ |     |     | 600                                       | ps (p-p)  |
| t <sub>OUTCCJ_IO</sub> <sup>(67)(70)</sup>      | a regular I/O in integer PLL              | $F_{OUT} < 100 \text{ MHz}$   | —   | _   | 60  | mUI (p-p) |
| <b>t</b> (67)(68)(70)                           | Cycle-to-cycle jitter for clock output on | $F_{OUT} \ge 100 \text{ MHz}$ | _   |     | 600                                       | ps (p-p)  |
| t <sub>FOUTCCJ_IO</sub> <sup>(67)(68)(70)</sup> | a regular I/O in fractional PLL           | $F_{OUT} < 100 \text{ MHz}$   |     |     | 60  | mUI (p-p) |



<sup>(67)</sup> Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Memory Output Clock Jitter Specification for Arria V Devices table.

<sup>&</sup>lt;sup>(68)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>&</sup>lt;sup>(69)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 must be  $\geq$  1200 MHz.

<sup>&</sup>lt;sup>(70)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Arria V Devices table.

| Symbol   | Condition  |     | -I3, -C4 |      | –I5, –C5 |     |      | -C6 |     |      | Unit |
|--|--|-----|----------|------|----------|-----|------|-----|-----|------|------|
| Symbol   | Condition  | Min | Тур      | Max  | Min      | Тур | Мах  | Min | Тур | Max  | Unit |
| t <sub>x Jitter</sub> -Emulated<br>Differential I/O<br>Standards with Three                                      | Total Jitter for Data<br>Rate 600 Mbps – 1.25<br>Gbps  | _   | -        | 260  |          | _   | 300  | _   | _   | 350  | ps   |
| External Output Resistor<br>Network  | Total Jitter for Data<br>Rate < 600 Mbps   | —   | _        | 0.16 |          | _   | 0.18 | _   |     | 0.21 | UI   |
| t <sub>x Jitter</sub> -Emulated<br>Differential I/O<br>Standards with One<br>External Output<br>Resistor Network | _  |     |          | 0.15 |          |     | 0.15 |     |     | 0.15 | UI   |
| t <sub>DUTY</sub>  | TX output clock duty<br>cycle for both True<br>and Emulated<br>Differential I/O<br>Standards | 45  | 50       | 55   | 45       | 50  | 55   | 45  | 50  | 55   | %    |
|  | True Differential I/O<br>Standards <sup>(82)</sup>   | _   | _        | 160  |          |     | 180  | _   |     | 200  | ps   |
| t <sub>RISE</sub> and t <sub>FALL</sub>  | Emulated Differential<br>I/O Standards with<br>Three External Output<br>Resistor Network     | _   | _        | 250  |          |     | 250  |     |     | 300  | ps   |
|  | Emulated Differential<br>I/O Standards with<br>One External Output<br>Resistor Network       |     |          | 500  |          | _   | 500  |     |     | 500  | ps   |



 $<sup>^{(82)}\,</sup>$  This applies to default pre-emphasis and  $V_{OD}$  settings only.

### **Memory Output Clock Jitter Specifications**

#### Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

| Parameter                    | Clock Network | Symbol                | -I3, | -C4 | –15, | -C5 | -(  | 6   | Unit |
|------------------------------|---------------|-----------------------|------|-----|------|-----|-----|-----|------|
|                              |               | Min                   | Max  | Min | Max  | Min | Max | Ont |      |
| Clock period jitter          | PHYCLK        | t <sub>JIT(per)</sub> | -41  | 41  | -50  | 50  | -55 | 55  | ps   |
| Cycle-to-cycle period jitter | PHYCLK        | t <sub>JIT(cc)</sub>  | 6    | 3   | 9    | 0   | 9   | 4   | ps   |

## **OCT Calibration Block Specifications**

### Table 1-46: OCT Calibration Block Specifications for Arria V Devices

| Symbol                | Description   | Min | Тур  | Max | Unit   |
|-----------------------|---|-----|------|-----|--------|
| OCTUSRCLK             | Clock required by OCT calibration blocks  |     |      | 20  | MHz    |
| T <sub>OCTCAL</sub>   | Number of octus<br>RCLK clock cycles required for $R_S$ OCT/ $R_T$ OCT calibration  |     | 1000 |     | Cycles |
| T <sub>OCTSHIFT</sub> | Number of octusrclk clock cycles required for oct code to shift out   |     | 32   |     | Cycles |
| T <sub>RS_RT</sub>    | Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT | _   | 2.5  | _   | ns     |



#### 1-94 Document Revision History

| Term            | Definition                              |  |  |  |  |
|-----------------|---|--|--|--|--|
| V <sub>OX</sub> | Output differential cross point voltage |  |  |  |  |
| W               | High-speed I/O block—Clock boost factor |  |  |  |  |

# **Document Revision History**

| Date          | Version    | Changes   |
|---------------|------------|---|
| December 2016 | 2016.12.09 | <ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables: <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices</li> <li>AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices</li> <li>PS Timing Parameters for Arria V Devices</li> </ul> </li> </ul> |
| June 2016     | 2016.06.10 | <ul> <li>Changed pin capacitance to maximum values.</li> <li>Updated SPI Master Timing Requirements for Arria V Devices table.</li> <li>Added T<sub>su</sub> and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated SPI Master Timing Diagram.</li> <li>Updated T<sub>clk</sub> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Arria V Devices table.</li> </ul>  |







This document covers the electrical and switching characteristics for Arria V GZ devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This document also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

#### **Related Information**

#### Arria V Device Overview

For information regarding the densities and packages of devices in the Arria V GZ family.

# **Electrical Characteristics**

## **Operating Conditions**

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.

Arria V GZ devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in -3 (fastest) and -4 core speed grades. Industrial devices are offered in -3L and -4 core speed grades. Arria V GZ devices are offered in -2 and -3 transceiver speed grades.

#### Table 2-1: Commercial and Industrial Speed Grade Offering for Arria V GZ Devices

C = Commercial temperature grade; I = Industrial temperature grade.

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





#### 2-4 Recommended Operating Conditions

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% of the duty cycle.

For example, a signal that overshoots to 3.95 V can be at 3.95 V for only  $\sim 21\%$  over the lifetime of the device; for a device lifetime of 10 years, the overshoot duration amounts to  $\sim 2$  years.

| Table 2-4: Maximum Allowed Overshoot During Transitions for Arria V GZ Devices |
|--|
|--|

| Symbol  | Description      | Condition (V) | Overshoot Duration as $\% @ T_J = 100^{\circ}C$ | Unit |
|---------|------------------|---------------|---|------|
|         |                  | 3.8           | 100   | %    |
|         |                  | 3.85          | 64  | %    |
|         |                  | 3.9           | 36  | %    |
|         |                  | 3.95          | 21  | %    |
| Vi (AC) | AC input voltage | 4             | 12  | %    |
|         |                  | 4.05          | 7   | %    |
|         |                  | 4.1           | 4   | %    |
|         |                  | 4.15          | 2   | %    |
|         |                  | 4.2           | 1   | %    |

# **Recommended Operating Conditions**

#### Table 2-5: Recommended Operating Conditions for Arria V GZ Devices

Power supply ramps must all be strictly monotonic, without plateaus.

| Symbol          | Description   | Condition | Minimum <sup>(114)</sup> | Typical | Maximum <sup>(114)</sup> | Unit |
|-----------------|---|-----------|--------------------------|---------|--------------------------|------|
| V <sub>CC</sub> | Core voltage and periphery circuitry power supply (115) | _         | 0.82                     | 0.85    | 0.88                     | V    |

<sup>&</sup>lt;sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.





<sup>&</sup>lt;sup>(115)</sup> The V<sub>CC</sub> core supply must be set to 0.9 V if the Partial Reconfiguration (PR) feature is used.

| Symbol            | Description                    | Condition    | Minimum <sup>(114)</sup> | Typical | Maximum <sup>(114)</sup> | Unit |
|-------------------|--------------------------------|--------------|--------------------------|---------|--------------------------|------|
| VI                | DC input voltage               | —            | -0.5                     | _       | 3.6                      | V    |
| Vo                | Output voltage                 |              | 0                        |         | V <sub>CCIO</sub>        | V    |
| TI                | Operating junction temperature | Commercial   | 0                        |         | 85                       | °C   |
| Ij                | Operating junction temperature | Industrial   | -40                      |         | 100                      | °C   |
| t                 | Power supply ramp time         | Standard POR | 200 µs                   | _       | 100 ms                   | _    |
| t <sub>RAMP</sub> |                                | Fast POR     | 200 µs                   | —       | 4 ms                     | —    |

#### **Recommended Transceiver Power Supply Operating Conditions**

#### Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

| Symbol   | Description                                       | Minimum <sup>(118)</sup> | Typical | Maximum <sup>(118)</sup> | Unit |  |
|--|---|--------------------------|---------|--------------------------|------|--|
| V <sub>CCA_GXBL</sub>  | Transceiver channel PLL power supply (left side)  | 2.85                     | 3.0     | 3.15                     | V    |  |
| (119), (120)   | Transceiver channel FLL power supply (left side)  | 2.375                    | 2.5     | 2.625                    | v    |  |
| V <sub>CCA</sub> _   | Transceiver channel PLL power supply (right side) | 2.85                     | 3.0     | 3.15                     | V    |  |
| V <sub>CCA</sub><br>GXBR <sup>(119)</sup> , <sup>(120)</sup> | Transceiver channel FLL power supply (fight side) | 2.375                    | 2.5     | 2.625                    | V    |  |
| V <sub>CCHIP_L</sub>   | Transceiver hard IP power supply (left side)      | 0.82                     | 0.85    | 0.88                     | V    |  |
| V <sub>CCHSSI_L</sub>  | Transceiver PCS power supply (left side)          | 0.82                     | 0.85    | 0.88                     | V    |  |
| V <sub>CCHSSI_R</sub>  | Transceiver PCS power supply (right side)         | 0.82                     | 0.85    | 0.88                     | V    |  |

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(118)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(120)</sup> When using ATX PLLs, the supply must be 3.0 V.



<sup>(119)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

#### **Transceiver Power Supply Requirements**

#### Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

| Conditions  | VCCR_GXB and VCCT_GXB <sup>(122)</sup> | VCCA_GXB | VCCH_GXB | Unit |
|---|--|----------|----------|------|
| If BOTH of the following conditions are true:   | 1.05                                   |          |          |      |
| <ul> <li>Data rate &gt; 10.3 Gbps.</li> <li>DFE is used.</li> </ul>   |  |          |          |      |
| If ANY of the following conditions are true <sup>(123)</sup> :  | 1.0                                    | 3.0      |          |      |
| <ul> <li>ATX PLL is used.</li> <li>Data rate &gt; 6.5Gbps.</li> <li>DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used.</li> </ul> |  |          | 1.5      | V    |
| If ALL of the following conditions are true:  | 0.85                                   | 2.5      |          |      |
| <ul> <li>ATX PLL is not used.</li> <li>Data rate ≤ 6.5Gbps.</li> <li>DFE, AEQ, and EyeQ are not used.</li> </ul>                          |  |          |          |      |

# **DC Characteristics**

#### **Supply Current**

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



Send Feedback

<sup>&</sup>lt;sup>(122)</sup> If the VCCR\_GXB and VCCT\_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR\_GXB and VCCT\_GXB are set to 0.85 V, they can be shared with the VCC core supply.

<sup>&</sup>lt;sup>(123)</sup> Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

### I/O Standard Specifications

The  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

#### Table 2-16: Single-Ended I/O Standards for Arria V GZ Devices

| I/O Standard |       | V <sub>CCIO</sub> (V) |       | VII  | V <sub>IL</sub> (V) V <sub>IH</sub> (V) |                             | (V)                        | V <sub>OL</sub> (V) V <sub>OH</sub> (V) |                          | l <sub>OL</sub> (mA) | l <sub>OH</sub> (mA) |
|--------------|-------|-----------------------|-------|------|---|-----------------------------|----------------------------|---|--------------------------|----------------------|----------------------|
|              | Min   | Тур                   | Max   | Min  | Max                                     | Min                         | Max                        | Max                                     | Min                      | 10L (IIIA)           | 10H (1117)           |
| LVTTL        | 2.85  | 3                     | 3.15  | -0.3 | 0.8                                     | 1.7                         | 3.6                        | 0.4                                     | 2.4                      | 2                    | -2                   |
| LVCMOS       | 2.85  | 3                     | 3.15  | -0.3 | 0.8                                     | 1.7                         | 3.6                        | 0.2                                     | V <sub>CCIO</sub> – 0.2  | 0.1                  | -0.1                 |
| 2.5 V        | 2.375 | 2.5                   | 2.625 | -0.3 | 0.7                                     | 1.7                         | 3.6                        | 0.4                                     | 2                        | 1                    | -1                   |
| 1.8 V        | 1.71  | 1.8                   | 1.89  | -0.3 | $0.35 \times V_{ m CCIO}$               | 0.65 ×<br>V <sub>CCIO</sub> | V <sub>CCIO</sub><br>+ 0.3 | 0.45                                    | V <sub>CCIO</sub> - 0.45 | 2                    | -2                   |
| 1.5 V        | 1.425 | 1.5                   | 1.575 | -0.3 | $0.35 \times V_{ m CCIO}$               | 0.65 ×<br>V <sub>CCIO</sub> | V <sub>CCIO</sub><br>+ 0.3 | $0.25 	imes V_{ m CCIO}$                | $0.75 \times V_{CCIO}$   | 2                    | -2                   |
| 1.2 V        | 1.14  | 1.2                   | 1.26  | -0.3 | $0.35 \times V_{ m CCIO}$               | 0.65 ×<br>V <sub>CCIO</sub> | V <sub>CCIO</sub><br>+ 0.3 | 0.25 ×<br>V <sub>CCIO</sub>             | $0.75 \times V_{CCIO}$   | 2                    | -2                   |

### Table 2-17: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria V GZ Devices

| I/O Standard           | V <sub>CCIO</sub> (V) |     |       | V <sub>REF</sub> (V)   |                         |                           | V <sub>TT</sub> (V)        |                  |                         |  |
|------------------------|-----------------------|-----|-------|------------------------|-------------------------|---------------------------|----------------------------|------------------|-------------------------|--|
|                        | Min                   | Тур | Max   | Min                    | Тур                     | Max                       | Min                        | Тур              | Max                     |  |
| SSTL-2<br>Class I, II  | 2.375                 | 2.5 | 2.625 | $0.49 \times V_{CCIO}$ | $0.5 	imes V_{ m CCIO}$ | $0.51 \times V_{ m CCIO}$ | V <sub>REF</sub> - 0.04    | V <sub>REF</sub> | V <sub>REF</sub> + 0.04 |  |
| SSTL-18<br>Class I, II | 1.71                  | 1.8 | 1.89  | 0.833                  | 0.9                     | 0.969                     | V <sub>REF</sub> - 0.04    | V <sub>REF</sub> | V <sub>REF</sub> + 0.04 |  |
| SSTL-15<br>Class I, II | 1.425                 | 1.5 | 1.575 | $0.49 \times V_{CCIO}$ | $0.5 	imes V_{ m CCIO}$ | $0.51 \times V_{ m CCIO}$ | $0.49 \times V_{\rm CCIO}$ | 0.5 ×<br>VCCIO   | $0.51 \times V_{CCIO}$  |  |



| I/O Standard            |       | V <sub>CCIO</sub> (V) |       |                        | V <sub>REF</sub> (V)     |                             |                           | V <sub>TT</sub> (V)   |                        |  |  |
|-------------------------|-------|-----------------------|-------|------------------------|--------------------------|-----------------------------|---------------------------|-----------------------|------------------------|--|--|
|                         | Min   | Тур                   | Max   | Min                    | Тур                      | Max                         | Min                       | Тур                   | Мах                    |  |  |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.418 | $0.49 \times V_{CCIO}$ | $0.5 	imes V_{ m CCIO}$  | $0.51 	imes V_{ m CCIO}$    | $0.49 \times V_{ m CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ |  |  |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.26  | $0.49 \times V_{CCIO}$ | $0.5 \times V_{ m CCIO}$ | $0.51 \times V_{CCIO}$      | $0.49 \times V_{ m CCIO}$ | 0.5 ×<br>VCCIO        | $0.51 \times V_{CCIO}$ |  |  |
| SSTL-12<br>Class I, II  | 1.14  | 1.20                  | 1.26  | $0.49 \times V_{CCIO}$ | $0.5 	imes V_{ m CCIO}$  | $0.51 \times V_{ m CCIO}$   | $0.49 \times V_{ m CCIO}$ | 0.5 ×<br>VCCIO        | $0.51 \times V_{CCIO}$ |  |  |
| HSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.85                   | 0.9                      | 0.95                        | _                         | V <sub>CCIO</sub> /2  | _                      |  |  |
| HSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.68                   | 0.75                     | 0.9                         |                           | V <sub>CCIO</sub> /2  | _                      |  |  |
| HSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | $0.47 \times V_{CCIO}$ | $0.5 	imes V_{ m CCIO}$  | $0.53 \times V_{ m CCIO}$   | _                         | V <sub>CCIO</sub> /2  | _                      |  |  |
| HSUL-12                 | 1.14  | 1.2                   | 1.3   | $0.49 \times V_{CCIO}$ | $0.5 	imes V_{ m CCIO}$  | 0.51 ×<br>V <sub>CCIO</sub> | _                         | —                     | _                      |  |  |

# Table 2-18: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V GZ Devices

| I/O Standard       | V <sub>IL(DC)</sub> (V) |                             | V <sub>IH(DC)</sub> (V)     |                            | V <sub>IL(AC)</sub> (V) | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)        | V <sub>OH</sub> (V)        | l <sub>ol</sub> (mA)             | l <sub>oh</sub> (mA) |
|--------------------|-------------------------|-----------------------------|-----------------------------|----------------------------|-------------------------|-------------------------|----------------------------|----------------------------|----------------------------------|----------------------|
|                    | Min Max                 | Min Max Min Max Max         |                             | Мах                        | Min Max                 |                         | Min                        | י <sub>סן</sub> (וויה)     | i <sub>oh</sub> (III <i>I</i> A) |                      |
| SSTL-2 Class<br>I  | -0.3                    | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | V <sub>CCIO</sub><br>+ 0.3 | V <sub>REF</sub> – 0.31 | V <sub>REF</sub> + 0.31 | V <sub>TT</sub> –<br>0.608 | V <sub>TT</sub><br>+ 0.608 | 8.1                              | -8.1                 |
| SSTL-2 Class<br>II | -0.3                    | V <sub>REF</sub> –<br>0.15  | V <sub>REF</sub> + 0.15     | V <sub>CCIO</sub><br>+ 0.3 | V <sub>REF</sub> – 0.31 | V <sub>REF</sub> + 0.31 | V <sub>TT</sub> – 0.81     | V <sub>TT</sub> + 0.81     | 16.2                             | -16.2                |
| SSTL-18<br>Class I | -0.3                    | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub><br>+ 0.125 | V <sub>CCIO</sub><br>+ 0.3 | V <sub>REF</sub> – 0.25 | V <sub>REF</sub> + 0.25 | V <sub>TT</sub> -<br>0.603 | V <sub>TT</sub><br>+ 0.603 | 6.7                              | -6.7                 |



| Symbol/Description                                 | Conditions              | Trans | ceiver Spee   | d Grade 2 | Transceiver Speed Grade 3 |               |     | - Unit |
|--|-------------------------|-------|---------------|-----------|---------------------------|---------------|-----|--------|
| Symbol/Description                                 |                         | Min   | Тур           | Max       | Min                       | Тур           | Max | Onit   |
| fixedclk clock frequency                           | PCIe<br>Receiver Detect | -     | 100 or<br>125 | _         | _                         | 100 or<br>125 | —   | MHz    |
| Reconfiguration clock (mgmt_clk_<br>clk) frequency | —                       | 100   | _             | 125       | 100                       | _             | 125 | MHz    |

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

#### Receiver

#### Table 2-24: Receiver Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

| Symbol/Description  | Conditions   | Transceiver Speed Grade 2 |     |       | Transceiver Speed Grade 3 |     |         | Unit |
|---|--|---------------------------|-----|-------|---------------------------|-----|---------|------|
| Symbol/Description  | Conditions   | Min                       | Тур | Мах   | Min                       | Тур | Мах     | Onit |
| Supported I/O Standards   | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |                           |     |       |                           |     |         |      |
| Data rate (Standard PCS) <sup>(143)</sup> , <sup>(144)</sup>    | —  | 600                       | _   | 9900  | 600                       | _   | 8800    | Mbps |
| Data rate (10G PCS) (143), (144)                                | _  | 600                       |     | 12500 | 600                       | _   | 10312.5 | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin <sup>(145)</sup> — |  | _                         | _   | 1.2   | _                         | _   | 1.2     | V    |
| Absolute $\mathrm{V}_{\mathrm{MIN}}$ for a receiver pin         | _  | -0.4                      |     | _     | -0.4                      | _   |         | V    |

<sup>&</sup>lt;sup>(143)</sup> The line data rate may be limited by PCS-FPGA interface speed grade.

<sup>(144)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.



<sup>&</sup>lt;sup>(145)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

AV-51002 2017.02.10

| Symbol   | Parameter  | Min  | Тур | Мах  | Unit      |
|--|--|------|-----|--|-----------|
| t <sub>INCCJ</sub> <sup>(171)</sup> , <sup>(172)</sup> | Input clock cycle-to-cycle jitter ( $f_{REF} \ge 100 \text{ MHz}$ )                                    | —    | _   | 0.15   | UI (p-p)  |
| 'INCCJ , , , , ,                                       | Input clock cycle-to-cycle jitter ( $f_{REF} < 100 \text{ MHz}$ )                                      | -750 |     | +750   | ps (p-p)  |
| (173)  | Period Jitter for dedicated clock output in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )              | _    | _   | 175  | ps (p-p)  |
| t <sub>OUTPJ_DC</sub> <sup>(173)</sup>                 | Period Jitter for dedicated clock output in integer<br>PLL (f <sub>OUT</sub> < 100 Mhz)                | _    |     | 17.5   | mUI (p-p) |
| t <sub>FOUTPJ_DC</sub> <sup>(173)</sup>                | Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )           | _    |     | $250^{(176)}, \\ 175^{(174)}$                  | ps (p-p)  |
|  | Period Jitter for dedicated clock output in fractional<br>PLL (f <sub>OUT</sub> < 100 MHz)             | _    | _   | $25^{(176)}$ ,<br>17.5 <sup>(174)</sup>        | mUI (p-p) |
| t <sub>OUTCCJ_DC</sub> <sup>(173)</sup>                | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )    | _    | _   | 175  | ps (p-p)  |
|  | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f <sub>OUT</sub> < 100 MHz)         | _    |     | 17.5   | mUI (p-p) |
| t <sub>FOUTCCJ_DC</sub> <sup>(173)</sup>               | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ ) | —    |     | 250 <sup>(176)</sup> ,<br>175 <sup>(174)</sup> | ps (p-p)  |
|  | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )   |      |     | $25^{(176)}$ ,<br>17.5 <sup>(174)</sup>        | mUI (p-p) |

<sup>(171)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. <sup>(172)</sup> The  $f_{REF}$  is fIN/N specification applies when N = 1.

<sup>(174)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 must be  $\geq$  1200 MHz.



<sup>(173)</sup> Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

| Symbol   | Conditions  |       | C3, I3L |       |       | C4, I4 |       |      |
|--|---|-------|---------|-------|-------|--------|-------|------|
|  |   | Min   | Тур     | Мах   | Min   | Тур    | Max   | Unit |
| True Differential I/O<br>Standards - f <sub>HSDR</sub> (data rate)   | SERDES factor J = 3 to 10<br>(182), (183)                                 | (184) | _       | 1250  | (184) | _      | 1050  | Mbps |
|  | SERDES factor $J \ge 4$<br>LVDS TX with DPA<br>(185), (186), (187), (188) | (184) |         | 1600  | (184) |        | 1250  | Mbps |
|  | SERDES factor J = 2,<br>uses DDR Registers                                | (184) |         | (189) | (184) |        | (189) | Mbps |
|  | SERDES factor J = 1,<br>uses SDR Register                                 | (184) | _       | (189) | (184) |        | (189) | Mbps |
| Emulated Differential I/O<br>Standards with Three<br>External Output Resistor<br>Networks - f <sub>HSDR</sub> (data rate)<br>(190) | SERDES factor J = 4 to 10 <sup>(191)</sup>                                | (184) |         | 840   | (184) |        | 840   | Mbps |

<sup>&</sup>lt;sup>(182)</sup> If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

- <sup>(185)</sup> Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.
- Requires package skew compensation with PCB trace length. (186)
- (187)Do not mix single-ended I/O buffer within LVDS I/O bank.
- Chip-to-chip communication only with a maximum load of 5 pF. (188)
- <sup>(189)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- <sup>(190)</sup> You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- <sup>(191)</sup> When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.



<sup>&</sup>lt;sup>(183)</sup> The  $F_{MAX}$  specification is based on the fast clock used for serial data. The interface  $F_{MAX}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>&</sup>lt;sup>(184)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

# **JTAG Configuration Specifications**

| Symbol                  | Description                              | Min       | Max      | Unit |
|-------------------------|--|-----------|----------|------|
| t <sub>JCP</sub>        | TCK clock period                         | 30        |          | ns   |
| t <sub>JCP</sub>        | TCK clock period                         | 167 (203) |          | ns   |
| t <sub>JCH</sub>        | TCK clock high time                      | 14        |          | ns   |
| t <sub>JCL</sub>        | TCK clock low time                       | 14        |          | ns   |
| t <sub>JPSU (TDI)</sub> | TDI JTAG port setup time                 | 2         | _        | ns   |
| t <sub>JPSU (TMS)</sub> | TMS JTAG port setup time                 | 3         |          | ns   |
| t <sub>JPH</sub>        | JTAG port hold time                      | 5         | _        | ns   |
| t <sub>JPCO</sub>       | JTAG port clock to output                |           | 11 (204) | ns   |
| $t_{JPZX}$              | JTAG port high impedance to valid output |           | 14 (204) | ns   |
| t <sub>JPXZ</sub>       | JTAG port valid output to high impedance | —         | 14 (204) | ns   |

# Fast Passive Parallel (FPP) Configuration Timing

## DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Arria V GZ Device Datasheet

**Altera Corporation** 




<sup>&</sup>lt;sup>(203)</sup> The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

<sup>(204)</sup> A 1-ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{IPCO} = 12$  ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

# **Passive Serial Configuration Timing**

#### Figure 2-10: PS Configuration Timing Waveform

Timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.



#### Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF\_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the Device and Pins Option.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.



| Term               | Definition   |
|--------------------|--|
| V <sub>OCM</sub>   | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
| V <sub>OD</sub>    | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| V <sub>SWING</sub> | Differential input voltage   |
| V <sub>X</sub>     | Input differential cross point voltage   |
| V <sub>OX</sub>    | Output differential cross point voltage  |
| W                  | High-speed I/O block—clock boost factor  |

# **Document Revision History**

| Date          | Version    | Changes  |
|---------------|------------|--|
| February 2017 | 2017.02.10 | • Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1" table.                          |
|               |            | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the<br/>DCLK-to-DATA[] Ratio is &gt;1" table.</li> </ul> |
|               |            | • Changed the minimum value for t <sub>CD2UMC</sub> in the "AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices" table.                            |
|               |            | • Changed the minimum value for t <sub>CD2UMC</sub> in the "PS Timing Parameters for Arria V GZ Devices" table.  |
|               |            | <ul> <li>Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the<br/>Maximum Frequency for Arria V GZ Devices" table.</li> </ul> |

