



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	17110
Number of Logic Elements/Cells	362000
Total RAM Bits	19822592
Number of I/O	704
Number of Gates	-
Voltage - Supply	1.12V ~ 1.18V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1517-BBGA
Supplier Device Package	1517-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfb3h4f40i3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Operating Conditions	2-1
Operating Conditions Switching Characteristics Transceiver Performance Specifications Core Performance Specifications Periphery Performance Configuration Specification POR Specifications TAC Configuration Specifications	2-21
Transceiver Performance Specifications	2-21
Core Performance Specifications	2-37
Periphery Performance	2-44
Configuration Specification	2-56
POR Specifications	2-56
JTAG Configuration Specifications	2-57
Fast Passive Parallel (FPP) Configuration Timing	2-57
Active Serial Configuration Timing	2-65
Active Serial Configuration Timing Passive Serial Configuration Timing	2-67
Initialization	2-69
Initialization	2-69
Remote System Upgrades Circuitry Timing Specification	2-70
User Watchdog Internal Oscillator Frequency Specification	2-71
User Watchdog Internal Oscillator Frequency Specification	2-71
Programmable IOE Delay	2-72
Programmable Output Buffer Delay	272.
Glossary	2-73
Document Revision History	2-78

Symbol/Description	Condition	Trans	sceiver Speed Gr	ade 4	Transc	eiver Speed G	rade 6	Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	
Spread-spectrum modulating clock frequency	PCI Express® (PCIe)	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PCIe	_	0 to -0.5%	_	_	0 to -0.5%	_	_
On-chip termination resistors	_	_	100	_	_	100	_	Ω
V _{ICM} (AC coupled)	_	_	1.1/1.15(26)	_	_	1.1/1.15(26)	_	V
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	mV
	10 Hz	_	_	-50	_	_	-50	dBc/Hz
	100 Hz	_	_	-80	_	_	-80	dBc/Hz
Transmitter REFCLK phase	1 KHz	_	_	-110	_	_	-110	dBc/Hz
noise ⁽²⁷⁾	10 KHz	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	_		-120	_	_	-120	dBc/Hz
	≥1 MHz	_	_	-130	_	_	-130	dBc/Hz
R_{REF}	_	_	2000 ±1%	_	_	2000 ±1%	_	Ω

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



For data rate \leq 3.2 Gbps, connect $V_{CCR_GXBL/R}$ to either 1.1-V or 1.15-V power supply. For data rate > 3.2 Gbps, connect $V_{CCR_GXBL/R}$ to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10⁻¹².

Transceiver Specifications for Arria V GT and ST Devices

Table 1-26: Reference Clock Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Tran	sceiver Speed Gra	ide 3	Unit	
3ymbol/Description	Condition	Min	Тур	Max	Offic	
Supported I/O standards	1.2 V PCML, 1.4 VPCML,	1.5 V PCML, 2.5	V PCML, Differe	ential LVPECL ⁽⁴⁰⁾ ,	HCSL, and LVDS	
Input frequency from REFCLK input pins	_	27	_	710	MHz	
Rise time	Measure at ±60 mV of differential signal ⁽⁴¹⁾	_	_	400	ps	
Fall time	Measure at ±60 mV of differential signal ⁽⁴¹⁾	_	_	400	ps	
Duty cycle	_	45	_	55	%	
Peak-to-peak differential input voltage	_	200	_	300 ⁽⁴²⁾ /2000	mV	
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30	_	33	kHz	
Spread-spectrum downspread	PCIe	_	0 to -0.5%	_	_	
On-chip termination resistors	_	_	100	_	Ω	
V _{ICM} (AC coupled)	_	_	1.2	_	V	
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	mV	

Send Feedback

⁽⁴⁰⁾ Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

⁽⁴¹⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.

⁽⁴²⁾ The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Symbol/Description	Condition	Т	Unit		
Symbol/Description	Condition	Min	Тур	Max	Offic
Data rate (10-Gbps transceiver) ⁽⁴⁴⁾	_	0.611	_	10.3125	Gbps
Absolute V _{MAX} for a receiver pin ⁽⁴⁵⁾	_	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) before device configuration	_	_	_	1.6	V
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) after device configuration	_	_	_	2.2	V
Minimum differential eye opening at the receiver serial input pins (46)	_	100	_	_	mV
V _{ICM} (AC coupled)	_	_	750 ⁽⁴⁷⁾ /800	_	mV
V _{ICM} (DC coupled)	≤ 3.2Gbps ⁽⁴⁸⁾	670	700	730	mV
	85-Ω setting		85		Ω
Differential on-chip termination	100-Ω setting		100		Ω
resistors	120-Ω setting		120		Ω
	150- Ω setting		150		Ω
t _{LTR} ⁽⁴⁹⁾	_	_	_	10	μs
$t_{\mathrm{LTD}}^{(50)}$	_	4	_	_	μs

⁽⁴⁵⁾ The device cannot tolerate prolonged operation at this absolute maximum.

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



⁽⁴⁶⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

 $^{^{(47)}\,}$ The AC coupled V_{ICM} is 750 mV for PCIe mode only.

⁽⁴⁸⁾ For standard protocol compliance, use AC coupling.

 t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

⁽⁵⁰⁾ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

Symbol/Description	Condition	Т	Unit			
Symbol/Description	Condition	Min	Тур	Max	Offic	
$t_{\mathrm{LTD_manual}}^{(51)}$	_	4	_	_	μs	
${\rm t_{LTR_LTD_manual}}^{(52)}$	_	15 —		_	μs	
Programmable ppm detector ⁽⁵³⁾	_	±62.5, 100	ppm			
Run length	_	_			UI	
Programmable equalization AC and DC gain	AC gain setting = 0 to $3^{(54)}$ DC gain setting = 0 to 1	Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices and CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices diagrams.				

Table 1-29: Transmitter Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Tran	sceiver Speed Gra	Unit	
	Condition	Min	Тур	Max	Offic
Supported I/O standards	1.5 V PCML				
Data rate (6-Gbps transceiver)	_	611	_	6553.6	Mbps
Data rate (10-Gbps transceiver)	_	0.611	_	10.3125	Gbps
V _{OCM} (AC coupled)	_	_	650	_	mV
V _{OCM} (DC coupled)	≤ 3.2 Gbps ⁽⁴⁸⁾	670	700	730	mV

Arria V GX, GT, SX, and ST Device Datasheet



 t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

⁽⁵³⁾ The rate match FIFO supports only up to ± 300 ppm.

⁽⁵⁴⁾ The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.

Table 1-34: Transceiver Compliance Specification for All Supported Protocol for Arria V GX, GT, SX, and ST Devices

Protocol	Sub-protocol	Data Rate (Mbps)
	PCIe Gen1	2,500
PCIe	PCIe Gen2	5,000
	PCIe Cable	2,500
XAUI	XAUI 2135	3,125
	SRIO 1250 SR	1,250
	SRIO 1250 LR	1,250
	SRIO 2500 SR	2,500
	SRIO 2500 LR	2,500
	SRIO 3125 SR	3,125
Serial RapidIO® (SRIO)	SRIO 3125 LR	3,125
Serial Rapidio (SRIO)	SRIO 5000 SR	5,000
	SRIO 5000 MR	5,000
	SRIO 5000 LR	5,000
	SRIO_6250_SR	6,250
	SRIO_6250_MR	6,250
	SRIO_6250_LR	6,250

Protocol	Sub-protocol	Data Rate (Mbps)
	SONET 155	155.52
SONET	SONET 622	622.08
	SONET 2488	2,488.32
	GPON 155	155.52
Gigabit-capable passive optical network (GPON)	GPON 622	622.08
digabit-capable passive optical network (di Oiv)	GPON 1244	1,244.16
	GPON 2488	2,488.32
QSGMII	QSGMII 5000	5,000

Core Performance Specifications

Clock Tree Specifications

Table 1-35: Clock Tree Specifications for Arria V Devices


Parameter		Unit		
raiailletei	−I3, −C4	−I5, −C5	-C6	ome
Global clock and Regional clock	625	625	525	MHz
Peripheral clock	450	400	350	MHz

PLL Specifications

Table 1-36: PLL Specifications for Arria V Devices

This table lists the Arria V PLL block specifications. Arria V PLL block does not include HPS PLL.

Figure 1-11: SD/MMC Timing Diagram



Related Information

Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual

Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

USB Timing Characteristics

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices


Symbol	Description	Min	Тур	Max	Unit
T_{clk}	USB CLK clock period	_	16.67	_	ns
T_d	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	_	11	ns
T_{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	_	_	ns
T_h	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	_	_	ns

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



Figure 1-12: USB Timing Diagram




Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 1-56: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	_	8	_	ns
T _{clk} (100Base-T)	TX_CLK clock period	_	40	_	ns
T _{clk} (10Base-T)	TX_CLK clock period	_	400	_	ns
T _{dutycycle}	TX_CLK duty cycle	45	_	55	%
T_d	TX_CLK to TXD/TX_CTL output data delay	-0.85	_	0.15	ns

Figure 1-13: RGMII TX Timing Diagram



Date	Version	Changes
November 2012	3.0	 Updated Table 2, Table 4, Table 9, Table 14, Table 16, Table 17, Table 20, Table 21, Table 25, Table 29, Table 36, Table 56, Table 57, and Table 60. Removed table: Transceiver Block Jitter Specifications for Arria V Devices. Added HPS information: Added "HPS Specifications" section. Added Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, and Table 50. Added Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, Figure 16, Figure 17, Figure 18, and Figure 19. Updated Table 3 and Table 5.
October 2012	2.4	 Updated Arria V GX V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, and V_{CCL_GXBL/R} minimum and maximum values, and data rate in Table 4. Added receiver V_{ICM} (AC coupled) and V_{ICM} (DC coupled) values, and transmitter V_{OCM} (AC coupled) and V_{OCM} (DC coupled) values in Table 20 and Table 21.
August 2012	2.3	Updated the SERDES factor condition in Table 30.
July 2012	2.2	 Updated the maximum voltage for V_I (DC input voltage) in Table 1. Updated Table 20 to include the Arria V GX -I3 speed grade. Updated the minimum value of the fixedclk clock frequency in Table 20 and Table 21. Updated the SERDES factor condition in Table 30. Updated Table 50 to include the IOE programmable delay settings for the Arria V GX -I3 speed grade.
June 2012	2.1	Updated $V_{CCR_GXBL/R}$, $V_{CCT_GXBL/R}$, and $V_{CCL_GXBL/R}$ values in Table 4.

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



I/O Standard	V _{IL(D}	_{C)} (V)	V _{IH(Do}	_{C)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	l _{ol} (mA)	I _{oh} (mA)
1/O Standard	Min	Max	Min	Max	Max	Min	Max	Min	I _O (IIIA)	i _{oh} (IIIA)
SSTL-18 Class II	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} – 0.25	$V_{REF} + 0.25$	0.28	V _{CCIO} - 0.28	13.4	-13.4
SSTL-15 Class I	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	$V_{REF} + 0.175$	$0.2 \times V_{\rm CCIO}$	$0.8 \times V_{\rm CCIO}$	8	-8
SSTL-15 Class II	_	V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.175	V _{REF} + 0.175	$0.2 \times V_{\rm CCIO}$	$0.8 \times V_{\rm CCIO}$	16	-16
SSTL-135 Class I, II	_	V _{REF} – 0.09	V _{REF} + 0.09	_	V _{REF} – 0.16	$V_{REF} + 0.16$	0.2 * V _{CCIO}	0.8 * V _{CCIO}	_	_
SSTL-125 Class I, II	_	V _{REF} - 0.85	V _{REF} + 0.85	_	V _{REF} - 0.15	$V_{REF} + 0.15$	0.2 * V _{CCIO}	0.8 * V _{CCIO}	_	_
SSTL-12 Class I, II	_	V _{REF} – 0.1	$V_{REF} + 0.1$	_	V _{REF} - 0.15	$V_{REF} + 0.15$	0.2 * V _{CCIO}	0.8 * V _{CCIO}	_	_
HSTL-18 Class I	_	V _{REF} – 0.1	$V_{REF} + 0.1$	_	V _{REF} - 0.2	$V_{REF} + 0.2$	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} – 0.1	$V_{REF} + 0.1$	_	V _{REF} - 0.2	$V_{REF} + 0.2$	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} – 0.1	$V_{REF} + 0.1$	_	V _{REF} - 0.2	$V_{REF} + 0.2$	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} – 0.1	$V_{REF} + 0.1$	_	V _{REF} - 0.2	$V_{REF} + 0.2$	0.4	V _{CCIO} - 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$\begin{array}{c} 0.25 \times \\ V_{\rm CCIO} \end{array}$	$0.75 \times V_{\rm CCIO}$	8	-8
HSTL-12 Class II	-0.15	V _{REF} - 0.08	$V_{REF} + 0.08$	V _{CCIO} + 0.15	V _{REF} – 0.15	$V_{REF} + 0.15$	$\begin{array}{c} 0.25 \times \\ V_{\rm CCIO} \end{array}$	$0.75 \times V_{\text{CCIO}}$	16	-16
HSUL-12	_	V _{REF} – 0.13	V _{REF} + 0.13	_	V _{REF} - 0.22	V _{REF} + 0.22	$\begin{array}{c} 0.1 \times \\ V_{CCIO} \end{array}$	0.9 × V _{CCIO}	_	_



I/O Standard	Vo	clo (V)	(128)		V _{ID} (mV) ⁽¹²⁹⁾			V _{ICM(DC)} (V)		V _{OD} (V) ⁽¹³⁰⁾		0)	V _{OCM} (V) ⁽¹³⁰⁾		30)
1/O Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
RSDS (HIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.3	_	1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini- LVDS (HIO)	2.375	2.5	2.625	200	_	600	0.4	_	1.325	0.25	_	0.6	1	1.2	1.4
LVPECL	_	_	_	300	_	_	0.6	D _{MAX} ≤ 700 Mbps	1.8	_	_	_	_	_	_
(135), (136)	_	_	_	300	_	_	1	D _{MAX} > 700 Mbps	1.6	_	_	_	_	_	_

Related Information

Glossary on page 2-73

Altera Corporation

Arria V GZ Device Datasheet



⁽¹²⁸⁾ Differential inputs are powered by VCCPD which requires 2.5 V.

⁽¹²⁹⁾ The minimum VID value is applicable over the entire common mode range, VCM.

⁽¹³⁰⁾ RL range: $90 \le RL \le 110 \Omega$.

⁽¹³³⁾ For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

⁽¹³⁴⁾ For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

⁽¹³⁵⁾ LVPECL is only supported on dedicated clock input pins.

For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

Symbol/Description	Conditions	Transce	eiver Speed (Grade 2	Transce	eiver Speed (Grade 3	Unit	
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic	
	100 Hz	_	_	-70	_	_	-70	dBc/Hz	
Transmitter REFCLK Phase Noise (622 MHz) (141)	1 kHz	_	_	-90	_	_	-90	dBc/Hz	
	10 kHz	_	_	-100	_	_	-100	dBc/Hz	
1,000 (022 11112)	100 kHz	_	_	-110	_	_	-110	dBc/Hz	
	≥1 MHz	_	_	-120	_	_	-120	dBc/Hz	
Transmitter REFCLK Phase Jitter (100 MHz) (142)	10 kHz to 1.5 MHz (PCIe)	_	_	3	_	_	3	ps (rms)	
R _{REF}	_	_	1800 ±1%	_	_	1800 ±1%	_	Ω	

Related Information

Arria V Device Overview

For more information about device ordering codes.

Transceiver Clocks

Table 2-23: Transceiver Clocks Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.



To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at

To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at $100 MHz \times 100/f$.

AV-51002 2017.02.10

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit			
3yiiiboi/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic	
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	MHz	
Reconfiguration clock (mgmt_clk_clk) frequency	_	100	_	125	100	_	125	MHz	

Related Information

Arria V Device Overview

For more information about device ordering codes.

Receiver

Table 2-24: Receiver Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
3yiiiboi/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (Standard PCS) (143), (144)	_	600	_	9900	600	_	8800	Mbps
Data rate (10G PCS) (143), (144)	_	600	_	12500	600	_	10312.5	Mbps
Absolute V_{MAX} for a receiver pin $^{(145)}$	_	_	_	1.2	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	V

⁽¹⁴³⁾ The line data rate may be limited by PCS-FPGA interface speed grade.

Altera Corporation Arria V GZ Device Datasheet



 $^{^{(144)}}$ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

⁽¹⁴⁵⁾ The device cannot tolerate prolonged operation at this absolute maximum.

Symbol	Parameter	Min	Тур	Max	Unit
t _{INCCJ} (171), (172)	Input clock cycle-to-cycle jitter ($f_{REF} \ge 100 \text{ MHz}$)	_	_	0.15	UI (p-p)
INCCJ , ,	Input clock cycle-to-cycle jitter (f_{REF} < 100 MHz)	-750	_	+750	ps (p-p)
t (173)	Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTPJ_DC} (173)	Period Jitter for dedicated clock output in integer PLL (f_{OUT} < 100 Mhz)	_	_	17.5	mUI (p-p)
t (173)	Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾	ps (p-p)
t _{FOUTPJ_DC} (173)	Period Jitter for dedicated clock output in fractional PLL (f_{OUT} < 100 MHz)	_	_	25 ⁽¹⁷⁶⁾ , 17.5 ⁽¹⁷⁴⁾	mUI (p-p)
t (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTCCJ_DC} (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f_{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
t _{FOUTCCJ_DC} (173)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾	ps (p-p)
	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL (f_{OUT} < 100 MHz)	_	_	25 ⁽¹⁷⁶⁾ , 17.5 ⁽¹⁷⁴⁾	mUI (p-p)



 $^{^{(171)}}$ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

The f_{REF} is fIN/N specification applies when N = 1.

Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.

Symbol	Conditions -		C3, I3L	-		C4, I4		Unit	
Зушьог	Conditions	Min	Тур	Max	Min	Тур	Max	Offic	
	SERDES factor $J = 3$ to 10 (182), (183)	(184)	_	1250	(184)	_	1050	Mbps	
True Differential I/O Standards - f _{HSDR} (data rate)	SERDES factor $J \ge 4$ LVDS TX with DPA (185), (186), (187), (188)	(184)	_	1600	(184)	_	1250	Mbps	
	SERDES factor J = 2, uses DDR Registers	(184)	_	(189)	(184)	_	(189)	Mbps	
	SERDES factor J = 1, uses SDR Register	(184)	_	(189)	(184)	_	(189)	Mbps	
Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate)	SERDES factor $J = 4$ to $10^{(191)}$	(184)	_	840	(184)	_	840	Mbps	

⁽¹⁸²⁾ If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

- (185) Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.
- (186) Requires package skew compensation with PCB trace length.
- (187) Do not mix single-ended I/O buffer within LVDS I/O bank.
- (188) Chip-to-chip communication only with a maximum load of 5 pF.
- (189) The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (191) When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Altera Corporation Arria V GZ Device Datasheet



The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

Symbol	Conditions		C3, I3L			C4, I4		- Unit	
Syllibol	Conditions	Min	Тур	Max	Min	Тур	Max	Offic	
t _{x Jitter} - True Differential I/O	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	160	_	_	160	ps	
Standards	Total Jitter for Data Rate < 600 Mbps	_	_	0.1	_		0.1	UI	
t _{x Jitter} - Emulated Differential I/O Standards with Three	Total Jitter for Data Rate 600 Mbps - 1.25 Gbps	_	_	300	_	_	325	ps	
External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	_	_	0.2	_		0.25	UI	
$t_{ m DUTY}$	Transmitter output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	%	
	True Differential I/O Standards	_	_	200	_	_	200	ps	
$t_{RISE} \& t_{FALL}$	Emulated Differential I/O Standards with three external output resistor networks	_	_	250	_	_	300	ps	
	True Differential I/O Standards	_	_	150	_	_	150	ps	
TCCS	Emulated Differential I/O Standards	_	_	300	_	_	300	ps	

Receiver High-Speed I/O Specifications

Table 2-41: Receiver High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



Table 2-60: PS Timing Parameters for Arria V GZ Devices

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nconfig low to conf_done low	_	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t _{CFG}	nconfig low pulse width	2	_	μs
t _{STATUS}	nstatus low pulse width	268	1,506 (217)	μs
t _{CF2ST1}	nconfig high to nstatus high	_	1,506 (218)	μs
t _{CF2CK} (219)	nconfig high to first rising edge on DCLK	1,506	_	μs
t _{ST2CK} (219)	nstatus high to first rising edge of DCLK	2	_	μs
$t_{ m DSU}$	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
$t_{\rm CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	_	S
t_{CLK}	DCLK period	1/f _{MAX}	_	S
f_{MAX}	DCLK frequency	_	125	MHz
t _{CD2UM}	CONF_DONE high to user mode (220)	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{\text{CD2CU}} + (8576 \times \text{CLKUSR})$ period) (221)	_	_

 $^{^{(217)}}$ This value is applicable if you do not delay configuration by extending the nconfig or nstatus low pulse width.

Altera Corporation

Arria V GZ Device Datasheet



⁽²¹⁸⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽²¹⁹⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽²²⁰⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

Term	Definition
	Single-Ended Waveform Positive Channel (p) = V _{OH} Negative Channel (n) = V _{OL} Ground
	Differential Waveform
$f_{ m HSCLK}$	Left and right PLL input clock frequency.
$f_{ m HSDR}$	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA.
f _{HSDRDPA}	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA.
J	High-speed I/O block—Deserialization factor (width of parallel data bus).

Altera Corporation Arria V GZ Device Datasheet



Term	Definition
$t_{\rm C}$	High-speed receiver and transmitter input and output clock period.
TCCS (channel-to- channel-skew)	The timing difference between the fastest and slowest output edges, including $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
$t_{ m DUTY}$	High-speed I/O block—Duty cycle on the high-speed transmitter output clock.
$t_{ m FALL}$	Signal high-to-low transition time (80-20%)
t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input.
t _{OUTPJ_IO}	Period jitter on the general purpose I/O driven by a PLL.
t _{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL.
t _{RISE}	Signal low-to-high transition time (20-80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. $(TUI = 1/(receiver input clock frequency multiplication factor) = t_C/w)$
V _{CM(DC)}	DC common mode input voltage.
$ ule{V_{ICM}}$	Input common mode voltage—The common mode of the differential signal at the receiver.
V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.
V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.
$\overline{ m V_{IH}}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V _{IH(AC)}	High-level AC input voltage
V _{IH(DC)}	High-level DC input voltage
$ m V_{IL}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V _{IL(AC)}	Low-level AC input voltage
V _{IL(DC)}	Low-level DC input voltage

